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Abstract
Wavelets have become a hot topic in both industry and research fields in the recent years.
In the transform block of JPEG2000, two different wavelet filters can be applied depend-
ing on the compressionmethods: (5,3) for lossless and (9,7) for lossy compression. Besides
the block transform of JPEG2000, wavelet transforms are applied in many other applica-
tions, such as feature detection, voice synthesis, statistic, etc. The major challenge in the
wavelet transforms is that there exist different classes of wavelet filters for different kinds
of applications.
In this thesis, we propose generalized lifting-based wavelet processors that can per-
form various DWT decompositions and reconstructions, as well as DWP decompositions
and reconstructions with different types of wavelet filters. The processors are based on
cross-chained processing elements which perform prediction and update atom functions
of the lifting-based transforms. Two different arithmetics are designed in order to adapt
with diversities in applications’ demand: fixed-point and floating-point wavelet proces-
sors. On each type of arithmetic, two architectures are proposed: resource-aware archi-
tecture which exploits time-sharing property of the arithmetic units and has processing
speed of f/2, and high-performance architecture which uses dedicated arithmetic units
and has processing speed of f . The generalization of the proposed wavelet processors ex-
tends in many ways. The proposed processors can compute N-dimensional transforms,
as well as multilevel transforms for 1D signal. On some applications that require energy
conservation during the transforms, we also consider the normalization step which takes
place at the end of the decomposition or at the beginning of the reconstruction. Our pro-
posed wavelet processors can also be configured to have arbitrary data width, including
the fraction size of the floating-point architectures. Because different applications require
different number of samples for the transforms, we propose a flexible memory size that
can be implemented in the design. To cope with different wavelet filters, we feature a
multi-context configuration to select among various transforms. This context switch is
further used as a configuration tool to compute wavelet filters with longer lifting steps.
Our wavelet processors are modelled and synthesized with a parameterizable VHDL
code written at the RTL level. The performance of our processors varies depending on the
data width selections, the architecture types, and the wavelet filters. For 32-bit resource-
aware floating-point architecture, the proposed processor can compute lossless JPEG2000
transform of 512×512 image with 211 fps.
ix
Kurzfassung
In den letzten Jahren wurden Wavelets sowohl in Forschung als auch in der Indus-
trie sehr umfassend untersucht. Im Transformationsblock des JPEG2000 Algorithmus
ko¨nnen je nach Kompressionsmethode zwei unterschiedliche Wavelet Filter eingesetzt
werden: (5,3) fu¨r eine verlustfreie und (9,7) fu¨r eine verlustbehaftete Kompression. Außer
in der Blocktransformation von JPEG2000 finden Wavelet-Filter ihren Einsatz in vielen
weiteren Anwendungen, wie z.B. Mustererkennung, Sprachsynthese, Statistik usw. Die
gro¨ßte Herausforderung besteht darin, dass fu¨r unterschiedliche Anwendungen unter-
schiedliche Klassen von Wavelet-Filter bestehen.
In dieser Dissertation werden verallgemeinerte Lifting-basierte Wavelet-Prozessoren
vorgeschlagen, die sowohl verschiedene DWT (Discrete Wavelet Transform) Dekompo-
sitionen und Rekonstruktionen als auch DWP (Discrete Wavelet Packet) Dekomposi-
tionen und Rekonstruktionen mit verschiedenen Typen von Wavelet-Filter durchfu¨hren
ko¨nnen. Die Prozessoren basieren auf verketteten Prozesselementen (PE) zur Berech-
nung und Aktualisierung von Atom-Funktionen in den Lifting-basierten Transforma-
tionen. Zwei unterschiedliche Arten der Arithmetik wurden beru¨cksichtigt, um die
große Fu¨lle von Anwendungen zu beru¨cksichtigen: Fixpunkt- und Gleitkomma-Wavelet-
Prozessoren. Fu¨r beide Arten der Arithmetik wurden zwei Prozessoren entworfen: eine
Resourcen-sparsame Architektur, die das Zeitteilverfahren der arithmetischen Einheiten
ausnutzt und bei einer Verarbeitungs-Geschwindigkeit von f/2 betrieben wird und eine
hochperformante Architektur, welche dedizierte arithmetische Einheiten einsetzt und bei
einer Verarbeitungs-Geschwindigkeit von f betrieben wird. Die Verallgemeinerung der
vorgeschlagenen Wavelet-Prozessoren schla¨gt sich auf viele Arten nieder. Die Prozes-
soren ko¨nnen sowohl N-dimensionale Transformationen als auch Multi-Level Transfor-
mationen eines 1D-Signals berechnen. Fu¨r manche Anwendungen, die eine Energieer-
haltung wa¨hrend der Transformation diktieren, betrachten wir auch die Normalisierung
am Ende der Dekomposition bzw. am Anfang der Rekonstruktion. Die vorgeschlagenen
Prozessoren ko¨nnen fu¨r eine beliebige Datenbreite konfiguriert werden, auch die An-
zahl der Mantissenziffern in der Gleitkommadarstellung kann beliebig eingestellt wer-
den. Da unterschiedliche Anwendungen eine unterschiedliche Anzahl von Samples fu¨r
die Transformation beno¨tigen, wird eine flexible Speichergro¨ße vorgeschlagen, die im
Entwurf implementiert werden kann. Um verschiedene Wavelet-Filter zur Berechnung
einer Vielzahl von Transformationen realisieren zu ko¨nnen, wird eineMulti-Kontext Kon-
xi
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figuration vorgestellt. Dieser Kontext-Switch wird auch als ein Konfigurations-Tool zur
Berechnung von Wavelet-Filter mit la¨ngeren Lifting Schritten eingetzt.
Die vorgestellten Wavelet-Prozessoren wurden in parametrisierbarem VHDL-Code
auf RTL-Ebene modelliert und synthetisiert. Die Performanz der Prozessoren unter-
scheiden sich je nach Datenbreite, Architekturtyp und Wavelet-Filter. Fu¨r die 32-
bit Ressourcen-sparsame Gleitkomma-Architektur kann der Prozessor eine verluftfreie
JPEG2000 Transformation eines 512×512 Bildes mit 211 fps berechnen.
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1.1 Motivation
For the last two decades the wavelet theory has been studied extensively [?,?,?,?,?] to an-
swer the demand for better and more appropriate functions to represent signals than the
ones offered by the Fourier analysis. Contrary to the Fourier analysis, which decomposes
signals into sine and cosine functions, wavelets study each component of the signal on
different resolutions and scales. In analogy, if we observe the signal with a large window,
we will get a coarse feature of the signal, and if we observe the signal with a smallwindow,
we will extract the details of the signal.
One of the most attractive features that wavelet transforms provide is their capability
to analyze the signals which contain sharp spikes and discontinuities. The better energy
compacting support the wavelet transforms offer and also the localizing feature [?] of the
signal in both time and frequency domains these transforms support have made wavelet
outperforms the Fourier transform in signal processing and has made itself into the new
standard of JPEG2000 [?,?].
In the recent years, wavelets have become a hot topic in both industry and research
fields due to the adoption of the wavelet transforms by the JPEG committee in their new
JPEG2000 standard. In the transform block of JPEG2000, two different wavelet filters
can be applied depending on the compression methods. For lossless compression, (5,3)
filter is used because it has integer coefficients and requires no scaling, whereas for lossy
compression, (9,7) filter is used because it can exploit the locality property of the signal
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better compared to (5,3) filter. Along with recent trends and research focuses in applying
wavelets in image processing, the application of wavelets is essentially not only limited
to this area. The benefits of wavelets have been studied by many scientists from different
fields such as mathematics, physics, and electrical engineering. In the field of electrical
engineering wavelets have been known with the name multirate signal processing. Due
to numerous interchanging fields, wavelets have been used in many applications such as
image compression, feature detection, seismic geology, human vision, etc.
Contrary to the Fourier transform, which uses one basis function (and its inverse)
to transform between domains, there are different classes of wavelet kernels which can
be applied on the signal depending on the application. Because different applications
require different treatments, researchers have tried to cope with their own issues and
implemented only a subset of wavelets which are suitable for their own needs such as
ones that can be found in image compression [?, ?, ?, ?] and speech processing [?, ?, ?, ?].
The power of wavelet tools is then limited due to these approaches.
1.2 Research Scope and Objectives
In this thesis we propose a novel architecture to compute decomposition (forward trans-
form) and reconstruction (inverse transform) of numerous DWTs (DiscreteWavelet Trans-
forms) and also DWPs (Discrete Wavelet Packets) based on their lifting scheme represen-
tations. Most lifting-based wavelet processors are dedicated to compute wavelet filters
which are used only in JPEG2000 image compression where the wavelet coefficients can
be represented as integers and have simple prediction and update functions.
Our new proposed architecture takes into account that each lifting step representation
of an arbitrary wavelet filter can be factored to have two prediction or update coefficients,
in order to reduce the number of lifting steps. Additionally, the proposed architecture
also considers the normalization step which takes place at the end of the DWT/DWP
decomposition or at the beginning of the DWT/DWP reconstruction for the applications
that require to conserve the energy during the transform. In order to be flexible, the
proposed architecture provides a multi-context configuration to choose between various
DWT/DWP decomposition and reconstruction. Because wavelet transforms work with
large number of samples, the proposed architecture can be configured to have an arbitrary
memory size (i.e. the powers of two) to cope with the application demands.
1.3 Thesis Outline
The rest of the thesis is organized as follows. The basic knowledge of wavelets are de-
scribed in Chap. 2. This chapter also discusses the second generation of wavelet trans-
forms, which is more popular under the name of lifting scheme. Chap. 3 discusses several
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existing architectures to compute both DWT andDWPdecomposition and reconstruction.
Two different approaches are described here. It starts from the traditional wavelet trans-
forms using filter banks, followed by the more recent lifting-based approaches. Chap. 4
details the algorithm and application mapping that maps the wavelet filters into lifting
scheme in an efficient manner. Based on the mapping results, four different processing
elements (PEs) are proposed. These PEs are the main block of the proposed wavelet pro-
cessors. Additional components that make up the processors are also detailed here. The
end of this chapter describes several transform processes and how they are supported
and executed by our wavelet processors. Chap. 5 details the analysis of our wavelet pro-
cessors, including the performances and the benchmarks. Chap. 6 concludes the thesis
and shows possible future directions.
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This chapter describes the essential backgrounds of wavelets. Because Fourier analy-
sis is a well known signal analysis tool, the discussion about wavelets is also presented
using this approach. Sec. 2.1 describes the time-frequency representation of a signal and
two elementary operations that influence the time-frequency plane. The solution of the
Fourier analysis in time-frequency plane is detailed in Sec. 2.2. Sec. 2.3 starts the discus-
sion about wavelets in the continuous-time domain and Sec. 2.4 describes their proper-
ties. Time-frequency plane of of the wavelets, along with several other bases, are detailed
in Sec. 2.5. Sec. 2.6 continues the discussion in discrete-time domain. Multiresolution
signal analysis of the wavelets is covered in Sec. 2.7 and relations to have a perfect recon-
struction are described in Sec. 2.8. Sec. 2.9 details the methods to compute the wavelet
transforms using filter banks and Sec. 2.10 details the polyphase representation of fil-
ter banks. Sec. 2.11 closes the discussion with lifting scheme. Some basic knowledge of
Fourier analysis are explained in App. A.
2.1 Time-Frequency Representation
Time-frequency analysis is a substantial tool in the modern signal processing. Additional
insight into the nature of signals can be achieved once the information about the distribu-
tion of the energy in those signals with respect to both time and frequency are extracted.
Fourier series are an ideal tool to analyze periodic signals because the harmonic modes
used in the Fourier expansions are themselves periodic. In contrary, the Fourier transform
is a far less natural tool, because it uses periodic functions to represent the non periodic
signals. Closely look to boundary condition of the Fourier transform, it is obvious that
the transform can only be carried out when the entire signal in the whole of the real line
(−∞,∞) is known. Also, because the functions e jωt are global functions [?], a small change
of the function at any point in the time domain influences every point on the frequency
domain and vice versa. Another study on the Fourier transform is that the transform
can be evaluated at only one frequency at a time. Albeit several algorithms exist to per-
form the transform in the digital domain, such as FFT, it is necessary to store the whole
sampled data in the memory before the computation takes place.
Although Fourier analysis is a powerful tool in signal processing, it becomes inad-
equate when the local frequency contents of a signal are in the point of interest. Once
the signal is transformed in the frequency domain with the Fourier analysis, the time in-
formation about the signal is lost. As an example, locations of the spikes that occur on
the power line need to be determined. The Fourier analysis of this signal will give the
50/60 Hz as the major frequency in the frequency spectrum and contain infinite small
number of sinusoidal functions as side lobes that make up the spikes (spikes can be rep-
resented as delta function which contains sharp changes). The more the spikes occur, the
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Fig. 2.1: Two elementary operations on a basis function f and their effects on the time-frequency
plane [?].
higher the side lobes spectrum contributes. Nevertheless, since the 50/60 Hz contributes
as the major existing frequency during the whole signal spans, the side lobes are still neg-
ligible. A local analysis is required to combine both time and frequency domain analyses
to correct this imperfection, in order to achieve the time-frequency analysis. With this tech-
nique, the region of interest can be defined thus the local frequency contents of a signal
can be extracted.
Another inadequate representation by the Fourier analysis is that when the signal ex-
pansion is about to be calculated, the primary concern of the expansion is the localization
of a given basis function in frequency. Looking at its basis functions, the functions used in
the Fourier analysis, e jωt, are infinitely sharp in their frequency localization, which means
that they exist at once precise frequency, but spread over infinite time. In other word,
time localization ceases to exist after the analysis because of their infinite extent.
Classic examples that aim to capture the local frequency contents of a signal are the
Short-Time Fourier Transform (STFT) [?] and Gabor transform [?]. These transforms use
complex exponential window functions and their translations as expansion functions.
Thus, it is no longer necessary to have the entire signal to perform the transform in order
to extract the local frequency contents with some degree of accuracy.
The localization is related by the degree of spreading in both time and frequency do-
mains. As an example, by defining the intervals It and Iω, a tile in the time-frequency
domain can be defined. In case of real basis functions, time-frequency representation
would contain two mirror tiles at positive and negative frequencies. Thus, in order to
simplify the illustration of the time-frequency plane, complex basis function is used as an
assumption. Fig. 2.1 depicts this time-frequency illustration.
Consider two elementary operations shifting and scaling on a basis function f . Take a
look at the shifting property of the Fourier transform, the shifting relation in time domain
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can be written as
ft0(t) = f (t − t0) (2.1)
It is clear that a shifting of a function f in time by t0 leads to a shifting of the tile in
time axis by t0. Likewise, a modulation by e
jω0t on a function f leads to a shifting of the
tile by ω0 in frequency axis. Fig. 2.1(a) depicts the scheme of the effect of shifting on a
time-frequency plane.
A function f scaled by a is written as
fa(t) = f (at) (2.2)
Following the scaling property of the Fourier transform, the scaling operation leads to
I′t =
1
a
It (2.3)
I′ω = aIω (2.4)
which alters both the shape and the localization of the tile, as depicted in Fig. 2.1(b). Note
that all elementary operations conserve the surface of the time-frequency tile. In the case
of scaling operation, the frequency resolution is traded for the resolution in time and vice
versa.
2.1.1 The Heisenberg Uncertainty Principle
Two extreme cases can be drawn to illustrate the localization trade-off. By having a basis
function f (t) = e jω0t, its Fourier transform would contain exactly one frequency ω0
f (t) = e jω0t ←→ F(ω) = 2πδ(ω − ω0) (2.5)
which tells that its frequency content is zero everywhere, except for ω = ω0. It indicates
a perfect localization in the frequency domain. Now if a basis function is a delta function
f = δ(t − t0), the transform pair is given by
f (t) = δ(t − t0)←→ F(ω) = 1
2π
e− jωt0 (2.6)
The frequency content is nonzero on the whole ω-axis. This indicates a perfect localiza-
tion in the time domain, but not in the frequency domain. It is impossible to get perfect
localization in both time and frequency domains simultaneously, as detailed in [?, ?,?].
In general, the weighted means in the time domain and in the frequency domain can
be considered as probability density functions (PDFs). Consider a function f (t) with its
corresponding Fourier transform F(ω) whose energy is centered around at (t0, ω0) in both
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time and frequency domains
t0 =
∫
t
∣∣∣ f (t)∣∣∣2 dt∫ ∣∣∣ f (t)∣∣∣2 dt (2.7)
ω0 =
∫
ω
∣∣∣F(ω)∣∣∣2 dω∫ ∣∣∣F(ω)∣∣∣2 dω (2.8)
The standard deviations, whichmeasure thewidth of the distribution of the time-frequency
distribution of f around (t0, ω0), are defined as
s2 =
∫
(t − t0)2
∣∣∣ f (t)∣∣∣2 dt∫ ∣∣∣ f (t)∣∣∣2 dt (2.9)
S2 =
∫
(ω − ω0)2
∣∣∣F(ω)∣∣∣2 dω∫ ∣∣∣F(ω)∣∣∣2 dω (2.10)
These s and S are given as the square root of the variances and they define the required
measurement for the Heisenberg uncertainty principle, which states
s2S2 ≥ 1
4
(2.11)
This equation holds only for Gaussian signals
f (t) = e−
(t−t0)2
2σ2 (2.12)
whose Fourier transform is another such Gaussian and the above width measure is re-
lated to the variance σ.
Another representation of the Heisenberg uncertainty principle, as found in different
text books, is by its time width and frequency width:
∆
2
t =
∫
t2
∣∣∣ f (t)∣∣∣2 dt (2.13)
∆
2
ω =
∫
ω2
∣∣∣ f (t)∣∣∣2 dt (2.14)
If f (t) vanishes faster than 1/
√
t as t→ ±∞, then
∆
2
t∆
2
ω ≥
π
2
(2.15)
Have a look at the textbooks [?, ?, ?] for the detail proof.
The uncertainty principle sets a relation on the maximum joint sharpness or resolution
in time and frequency of any linear transform, which fundamentally states that precise
measuring the moment of a particle makes the position of the particle uncertain, and
conversely precise locating a particle in a small region of spaces makes the momentum
of the particle uncertain. It is obvious that scaling only exchanges one resolution for the
other and does not alter the time-bandwidth product, as depicted in Fig. 2.1.
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2.2 Short-Time Fourier Transform
By defining a window on the Fourier transform, frequency contents of the region of inter-
est of a signal can be extracted. The signal is multiplied by a window function before the
Fourier transform is performed. This leads to the Short-Time Fourier Transform (STFT),
defined as
Gw f (τ, ξ) =
∫ ∞
−∞
f (t) w∗τ,ξ(t) dt (2.16)
with
wτ,ξ(t) = w(t − τ) e jξt (2.17)
The window function w(t) can be complex and satisfy the condition
W(0) =
∫ ∞
−∞
w(t) dt , 0 (2.18)
which states thatW(ω) functions as a low-pass filter, i.e. nonzero spectrum atω = 0. STFT,
also known as the windowed Fourier transform or running-window Fourier transform, can be
computed after the signal interval in which w(t − τ) is available. The window function
wτ,ξ(t) itself can be considered as a packet of waves where the basis function e
jξt oscillates
inside the envelope function w(t).
By taking the inverse Fourier transform of Gw f (τ, ξ), the time function fτ(t) can be
recovered. It is given by
fτ(t) = w(t − τ) f (t) = 1
2π
∫ ∞
−∞
Gw f (τ, ξ)e
jξt dξ (2.19)
The original f (t) is obtained by multiplying the recovered time function fτ(t) with the
window function w∗(t − τ) and integrating over τ.
f (t) =
1
2π
∥∥∥w(t)∥∥∥
∫ ∞
−∞
dξe jξt
∫ ∞
−∞
Gw f (τ, ξ)w
∗(t − τ)dτ (2.20)
where ‖w(t)‖ is the norm of the window function w(t), defined as∥∥∥w(t)∥∥∥ = √〈w(t),w(t)〉
=
√∫
t∈R
|w(t)|2 dt (2.21)
2.2.1 Gabor Transform
The Gabor transform was developed by D. Gabor [?]. The Gabor transform is a STFT with
Gaussian function as the window function. The window function of the Gabor transform
is defined as
gα(t) =
1
2πα
e−
t2
4α , α > 0 (2.22)
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Its Fourier transform is given by
Gα(ω) = e
−αω2, α > 0 (2.23)
By using Eq. (2.7)–Eq. (2.10), the window property of gα(t) can be computed to give t0 = 0,
ω0 = 0, s2gα = α, and S
2
Gα
=
1
4α . Thus, Eq. (2.11) becomes s
2S2 = 1
4
, which achieves the lowest
boundary of the Heisenberg uncertainty principle.
2.2.2 Properties of Short-Time Fourier Transform
Two fundamental properties of the STFT, namely time shift and frequency shift, are dis-
cussed as a tool to understand how to the effect of the STFT on the time-frequency plane.
Time Shift Let ft0(t) = f (t− t0) be a shifted version of a signal f (t) by t0. Its STFT is given
by
Gw ft0(τ, ξ) =
∫ ∞
−∞
f (t − t0)w(t − τ)e− jξt dt
=
∫ ∞
−∞
f (t)w(t − (τ − t0))e− jξte− jξt0 dt
= e− jξt0Gw f (τ − t0, ξ) (2.24)
This indicates that the location of STFT in the time-frequency plane will be shifted
by the same amount t0 in time axis while the frequency location will remain the
same. The term e− jξt0 contributes to the phase change of the STFT, which is directly
proportional to the time shift.
Frequency Shift Let fω0 be the modulated function of carrier signal e
jω0t such that
fω0(t) = f (t)e
jω0t (2.25)
Its STFT is given by
Gw fω0(τ, ξ) =
∫ ∞
−∞
f (t)e jω0tw(t − τ)e− jξt dt
= Gw f (τ, ξ −ω0) (2.26)
This implies that the location of STFT in the time-frequency plane will be shifted
by the same amount ω0 along the frequency axis while both the magnitude and the
phase remain unchanged.
Fig. 2.2 illustrates the effect of different time shifts (t1, t2, and t3) and frequency shifts
(ω1, ω2, and ω3) of STFT in the time-frequency plane. It is obvious that the STFT does not
alter the dimensions of the tile, it only moves the tile to the other location. The dimen-
sions of the tile are fixed and determined by the root mean square (RMS) values of the
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Fig. 2.2: Time shift and frequency shift operation on STFT and their effect on time-frequency
plane [?].
window function used to localize the transform, as derived from Eq. (2.9) and Eq. (2.10).
Practically, the time shift amount t0 and the frequency modulation amount ω0 are not
arbitrarily chosen. Their values are based on the time and frequency intervals of the win-
dow function in order to avoid the unnecessary overlapping tiles on the time-frequency
plane.
2.2.3 Discrete Representation of STFT
Recalling Eq. (2.17), the discrete form of the STFT is achieved by choosing ω = mω0 and
τ = nt0. The corresponding window function becomes
wm,n(t) = w(t −mt0)e jnω0t (2.27)
with m, n ∈ Z and ω0 > 0 and t0 > 0 have fixed values.
Provided that wm,n constitutes a frame, to reconstruct a given function f from its trans-
form coefficients
(〈wm,n, f 〉)m,n, the inverse formula of the discrete STFT becomes∑
m,n
〈wm,n, f 〉 w˜m,n = f =
∑
m,n
〈w˜m,n, f 〉 wm,n (2.28)
where w˜m,n are the vectors of the dual frame and
Gw f (m, n) = 〈gm,n, f 〉 =
∫ ∞
−∞
f (t)w∗(t − nt0)e− jmω0t dt (2.29)
2.3 Continuous Wavelet Transform
The STFT discussed previously offers advantages over the standard Fourier transform
in extracting the local properties of a signal. In spite of that, the STFT poses a serious
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problem in many applications because the time-frequency resolution of the STFT is fixed
throughout the processing. Once the window function for STFT is defined, it is not pos-
sible to alter the time resolution or the frequency resolution to get a better observation
of the signal. As an example, by choosing a window function that is sensitive to the low
frequency portion, the resolution to extract the content of high frequency portion is very
poor and vice versa.
Recalling from the Fourier transform, the Fourier coefficients of a function f are given
by cn =
〈
e jnωt, f
〉
. If the local frequency contents are at interest, the basis functions e jnωt
need to be replaced by basis functions with a finite width on both time and frequency
axis. The shifting operation on a finite width basis function extracts the local frequency
information at time interval of interest, while the scaling operation on a basis function,
which corresponds to contraction and stretching, defines the frequency resolution. These
combined operations on a basis function are the principle of the wavelet transform.
The basis function, which is called the mother function ψ(t), must satisfy∫ ∞
−∞
ψ(t) dt = Ψ (0) = 0 (2.30)
to achieve band-pass filter with impulse response and zero mean. Here, a two-parameter
family of expansion functions ψ
(
t−b
a
)
is observed to cover both time and frequency reso-
lutions. The basis function is normalized to conserve energy, given by∥∥∥ψ(t)∥∥∥2 = 1 (2.31)
It is apparent that wwwwwwwwwψ
(
t − b
a
)wwwwwwwww
2
= a (2.32)
The factor 1√
a
is introduced to conserve the energy on the expansion functions. Thus, the
expansion functions will be in form
ψa,b(t) =
1√
a
ψ
(
t − b
a
)
(2.33)
The Continuous Wavelet Transform (CWT) is given by
Wψ f (a, b) =
1√
a
∫
R
ψ∗
(
t − b
a
)
f (t) dt (2.34)
where a ∈ R+ and b ∈ R. This transform measures the similarity between the signal f and
shifts and scales of a basis function, which can be rewritten as
Wψ f (a, b) =
〈
ψa,b(t), f (t)
〉
(2.35)
and inverse wavelet transform is defined as
f (t) = W −1ψ F(t) =
1√
a
∫ ∞
−∞
∫ ∞
−∞
F(a, b)ψa,b(t) db da (2.36)
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The behaviour of a wavelet can be observed using by frequency analysis tools. Given
is a mother function of a wavelet ψ(t), the Fourier transform of the wavelet is
Ψa,b(ω) =
∫
1√
a
ψ
(
t − b
a
)
e− jωt dt
=
√
a Ψ (aω) e− jωb (2.37)
with Ψ (ω) as the Fourier transform of the mother wavelet ψ(t). In the frequency domain,
the wavelet is normalized by a factor
√
a, scaled by 1/a, and multiplied by a phase factor
e− jωb. This shows a well known concept of scaling, where the parameter a determines
the scaling parameter, which compresses or stretches the basis function on the time axis.
Therefore, the expansion functions ψa,b(t) will have changing time-frequency tiles. For
large a (a > 1), the tile will be long in time axis and low in frequency axis, while for small
a (a < 1), the tile will be short in time axis and high in frequency axis.
The correlation between the function f and the wavelet ψ in the time domain can be
written as the inverse Fourier transform of the product of the conjugate Fourier transform
of the wavelet and the Fourier transform of the function. It is expressed as
Wψ f (a, b) =
√
a
2π
∫
F(ω)Ψ ∗(aω)e jωb dω (2.38)
The Fourier transform of the wavelets has shown also how the wavelet transform
is performed. The term
√
aΨ (aω) in Eq. (2.37) corresponds to the impulse response of
the scaled wavelet transform filter 1√
a
ψ
(
t−b
a
)
. This means that the wavelet transform is a
multi-bank wavelet transform filters with different scales of a.
2.4 Properties of Wavelets
The difference between the wavelet transform and other transforms such as Fourier trans-
form is that in the wavelet transform, the mother wavelet ψ(t), which is the kernel func-
tion, is not specified. Nevertheless, the basis function that builds up the wavelet trans-
form must satisfy the basic conditions such as admissibility, regularity, and orthogonality
to make the wavelet transform work. Thus, talking about wavelet transform must also
specify what wavelet is used in the transform. Before discussing the conditions that need
to be satisfied for a mother wavelet, some general properties of wavelet transforms are
briefly discussed here.
Linearity Similar to the Fourier transform, the wavelet transform inherits the linearity
principle of the inner product
Wψ(α f + βg) = α(Wψ f )(a, b) + β(Wψ f )(a, b) (2.39)
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Time Invariant If fu represents the shifted function of f , denoted as fu = f (t − u), its
wavelet transform is also shifted.
Wψ fu(a, b) =
1√
a
∫ ∞
−∞
ψa,b
(
t − b
a
)
f (t − u) dt
=
1√
a
∫ ∞
−∞
ψa,b
(
τ + u − b
a
)
f (τ) dτ
= Wψ f (a, b − u) (2.40)
Dilation Given is
fv(t) =
√
v f (vt) (2.41)
with v ∈ R+, the corresponding wavelet transform is
Wψ fv(a, b) =
1√
a
∫ ∞
−∞
ψ
(
t − b
a
) √
v f (vt) dt
=
1√
a
1√
v
∫ ∞
−∞
ψa,b
(
τ/v − b
a
)
f (τ) dτ
= Wψ f
(
a
v
, vb
)
(2.42)
The rest of this section discusses some basic conditions that must be satisfied by a
kernel function. One of them is related to the fact that the wavelet transform must be
invertible, which means that the original signal can be perfectly reconstructed after the
transform. To satisfy this condition, properties that the mother wavelet must hold, such
as the resolution of the identity, the energy conservation in the time-frequency domain,
and the wavelet admissible condition, will be discussed. The fact that the wavelet trans-
form should be a local operation in both time and frequency domains is related by the
regularity condition. Finally, properties regarding the localization in time and frequency
domains and examples of wavelet transforms of some basic functions are covered. The
readers are suggested to look at the textbooks [?,?,?,?, ?] for complete explanations.
2.4.1 Admissible Condition
The wavelet transform transforms a one-dimensional signal into a two-dimensional time-
frequency joint representation. During the wavelet transform, information regarding the
signal must be preserved. Hence, the resolution of the identity must be satisfied, ex-
pressed as ∫
da
a2
∫
db
〈
f1, ψa,b
〉〈
ψa,b, f2
〉
= cψ
〈
f1, f2
〉
(2.43)
where cψ is a constant. The term 1/a2 is the contribution of the time-frequency differential
elements, that is db d(1/a) = db da/a2. In the Fourier domain, the resolution of the identity
16 CHAPTER 2 WAVELETS AND WAVELET ALGORITHMS
can be written as∫
da
a2
∫
db
〈
f1, ψa,b
〉〈
ψa,b, f2
〉
=
1
4π2
∫
da
a2
∫
db
"
aF1(ω1)Ψ
∗(aω1)F∗2(ω2)Ψ (aω2)e
jb(ω1−ω2) dω1 dω2
=
1
2π
"
F1(ω1)F
∗
2(ω1)
∣∣∣Ψ (aω1)∣∣∣2 da
a
dω1 (2.44)
By substituting ω = aω1 and da =
dω
|ω1| so that da and dω are of the same sign, which makes
da
a
=
dω
|ω| , and defining
cψ =
∫ ∣∣∣Ψ (ω)∣∣∣2 dω
ω
(2.45)
Eq. (2.44) is simplified to∫
da
a2
∫
db
〈
f1, ψa,b
〉〈
ψa,b, f2
〉
=
cψ
2π
∫
F1(ω1)F
∗
2(ω1) dω1 (2.46)
Following the Parseval’s equality, it leads to
1
2π
∫
F1(ω1)F
∗
2(ω1) dω1 =
∫
f1(t) f
∗
2(t) dt =
〈
f1, f2
〉
(2.47)
Hence, the condition of the resolution of the identity is satisfied when
cψ =
∫ ∣∣∣Ψ (ω)∣∣∣2
|ω| < +∞ (2.48)
The equation above implies the admissible condition of the wavelet, that is the Fourier
transform of the wavelet must be equal to zero at the zero frequency
∣∣∣Ψ (ω)∣∣∣∣∣∣∣
ω=0
= 0 (2.49)
or in the time domain ∫ ∞
−∞
ψ(t) dt = Ψ (0) = 0 (2.50)
which equals to Eq. (2.30) as mentioned at the beginning. The admissible condition
describes that the wavelet must oscillate to have its mean value equal to zero.
Recalling Eq. (2.43), by setting f = f1 = f2, the resolution of the identity becomes
" ∣∣∣Wψ f (a, b)∣∣∣2 dbda
a2
= cψ
∫ ∣∣∣ f (t)∣∣∣2 dt (2.51)
which is the energy conservation relation of the wavelet transform. This formula is equiv-
alent to the Parseval’s energy relation in the Fourier transform from Eq. (A.20).
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2.4.2 Regularity
Regularity is not an essential condition to design the wavelet, but it is usually required to
satisfy the property of the wavelet, that is the wavelet transform should be local in both
time and frequency domains.
Recapitulating from the moment property of the Fourier transform, the nth-order mo-
ment of the wavelet is expressed as
mn =
∫ ∞
−∞
tnψ(t) dt (2.52)
From the admissible condition of the wavelet, it is clear that m0 = 0. In general, it is
required to have a wavelet whose its first n + 1 moments equal to zero. That is
mp =
∫ ∞
−∞
tpψ(t) dt = 0 f or p = 0, 1, 2, .., n (2.53)
The wavelet that satisfies this condition is called the wavelet of order n. This equation
describes that the wavelet must have an exponential decay so that its first low order mo-
ments are equal to zero and the order n + 1 measures the flatness of the wavelet in the
frequency domain about ω = 0.
The regularity plays an important role in signal compression. Consider the following
case: Wavelet transform of a one-dimensional signal is two-dimensional, and wavelet
transform of a two-dimensional signal is four-dimensional. This leads to an explosion of
the time-bandwidth product with the wavelet transform, which is in contradiction with
the goal of the signal compression. For this purpose, the regularity condition guarantees
the wavelet transform coefficients decrease rapidly with decreasing of the scale a and
increase with increasing of 1/a.
2.4.3 Localization Analysis
The goal of time-frequency signal analysis is to decompose a signal into multiple fre-
quency bands, so that each decomposed band can be processed in a different and inde-
pendent manner. For this purpose, the wavelet operator must be local in both time and
frequency domains. Historically, it has been a difficult research topic to find wavelets that
satisfy this condition.
By investigating both mentioned conditions, the wavelet must oscillate to have a zero
mean and decay as fast as t−n for the wavelet of order n. This implies that the wavelet
must be a small wave that oscillates and vanishes, which gives the property of localiza-
tion in time domain of the wavelet transform. In the frequency domain, according to
regularity condition and Eq. (2.37), the wavelet must decay rapidly with the frequency
ω, which gives the property of localization in frequency domain. Finally, from Eq. (2.30)
or Eq. (2.50), the wavelet must be equal to zero at the zero frequency, which makes the
wavelet acts as a band-pass filter.
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2.4.4 Wavelet Transform of Basic Functions
Because the mother function of a wavelet is not clearly specified, the wavelet transform is
not ready for closed form solution. Nevertheless, some simple functions can be deduced
analytically to give an insight view about the wavelet transforms.
Constant Signal Given f (t) = c, from the admissible condition of the wavelet defined by
Eq. (2.50), its transform is
Wψ f (a, b) = 0 (2.54)
Sinusoidal Function For a sinusoidal function, expressed as f (t) = e jω0t, its wavelet trans-
form is a direct solution of the Fourier transform of the wavelet in Eq. (2.38)
Wψ f (a, b) =
√
aΨ ∗(aω0)e jω0b (2.55)
which says that the wavelet transform of a sinusoidal function is a sinusoidal func-
tion of the time shift b.
Linear Function For a linear function f (t) = t, its wavelet transform is
Wψ f (a, b) =
1√
a
∫
tψ∗
(
t − b
a
)
dt
= a3/2
∫
tψ∗(t − b′) dt
=
a3/2
i
dΨ ∗(ω)
dω
∣∣∣∣
ω=0
(2.56)
If the wavelet follows the regularity property and is at least of order one, its first
derivative of first-order is equal to zero at ω = 0. Thus the wavelet transform of a
linear function f (t) = t is also equal to zero.
2.5 Time-Frequency Plane
The representation of linear expansion of signals or functions is a change of basis. De-
termining a good basis for the expansion is the main challenge, because it depends not
only on the class of the signals that will be represented, but also on the criterion of the
quality of the expansion. In general, a good basis should deliver a compact representation
of the signals and less complex processing. As examples, Fourier basis is suitable for the
implementation of convolution and Karhunen-Loe`ve is good for compression because it
concentrates as much energy in as few coefficients as possible.
In case of multiresolution signal analysis, the linear expansions with some structure
are at interest. These expansions have basis vectors that are related to each other by el-
ementary operations such as shifting in time, shifting in frequency (modulation), and
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Fig. 2.3: Time-frequency plane of different bases [?, ?, ?].
scaling. Using these operations, resolution trade-offs between time versus frequency is
permitted. Bases without such structure are useless for complexity reason if expansions
for high-dimensional spaces are concerned. An elegant interpretation of such expansions
was originated by Gabor [?]. It is drawn in terms of their time-frequency tiling where
each basis function has a region in time-frequency plane where most of its energy is
concentrated. This elementary tile on the time-frequency plane, originally called logon,
corresponds to the value of the expansion coefficient.
Fig. 2.3 depicts the time-frequency plane of four different bases. Discrete-time series
expansions, also often called discrete-time transforms, are used to give a clear illustra-
tion on the time-frequency tiles. The ideal expectation of having expansions is to cap-
ture both the isolated impulse and the isolated frequency component, in other words,
which exact frequency component is composed by the signal at which exact time. The
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first case, depicted in Fig. 2.3(a), shows schematically the tiling of identity basis δ(t − τ).
It is obvious that by having dirac in time δ(t − τ) as a basis, the time information about
signal is isolated but the frequency information about the signal is lost. Similar case is
depicted in Fig. 2.3(b) where the Fourier basis e jnωt is used. The linear expansion with
Fourier basis extracts the frequency contents of the signal exactly. Because Fourier basis
is a global function, time information about the signal is lost in this case. Fig. 2.3(c) shows
the case of STFT where the Fourier transform is applied on a windowed signal. Shifting
in time is performed in a way that complete set of representation is extracted without any
redundant or overcomplete representation. Because the window function is fixed, the re-
sulting tiles also have fixed dimension. The local discrete-time Fourier series achieves a
compromised solution by locating both time and frequency information about signal to
a certain degree. The last time-frequency plane depicted in Fig. 2.3(d) shows the tiling
with wavelet basis ψa,b. Wavelet basis uses shifting and scaling operations for the expan-
sion. The scaling operation on wavelet basis contributes to the different dimension of the
resulting tiles. Note again that discrete form is illustrated here for the sake of clearness.
In the continuous domain, the tilings will have no boundaries. Additionally, the scaling
factor of two is used in representing time-frequency plane on the wavelet basis. That is
why the trade-offs between time and frequency about the signal have regular structures
that follow the Heisenberg Uncertainty Principle.
2.6 Discrete Wavelet Transform
The continuous wavelet transform provides a tool that maps a one-dimensional time sig-
nal to a two-dimensional time-frequency joint representation. As the result of the trans-
form, the output of the time-bandwidth product is the square of that of the original time
signal. In contrary, the goal of signal processing for most applications is to represent
the signal in a more efficient manner with as few parameters as possible. Thus, CWT is
impractical for this purpose. Discrete Wavelet Transform (DWT), on the other side, can
reduce the time-bandwidth product of the output of the wavelet transform.
DWT is in fact continuous wavelets with discrete scaling factor and discrete transla-
tion factor. Thus, the wavelet transform is analyzed at discrete scales and discrete trans-
lations.
Rewriting the wavelet expansion functions from Eq. (2.33),
ψa,b(t) =
1√
a
ψ
(
t − b
a
)
(2.57)
In order to reconstruct the original signal, the resolution of the identity formula, which is
based on a double integral, is required in case of a CWT.
The discrete scaling factor of DWT is formulated as:
a = am0 (2.58)
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Fig. 2.4: Lattice structure of localization of the discrete wavelets in time-frequence plane [?, ?].
where m is integer and a0 > 1 is a fixed scaling step. The discrete translation factor is
formulated in such a way that ψ(t− nb0) will cover the whole discrete time axis. Since the
basis functions are rescaled, the translation step b at scale m also depends on m. Similar
to Eq. (2.13), by defining the width of the wavelet function, we have
∆t
(
ψam
0
,0(t)
)
= am0 ∆t
(
ψ(t)
)
(2.59)
It is obvious that for ψa,b(t) to cover the whole axis at a scale given by Eq. (2.58), the
discrete translation factor has to be formulated as:
b = nb0a
m
0 (2.60)
where n is integer and b0 is a translation step. The last term on the translation factor
indicates that the translation depends on the scaling step am
0
. The corresponding DWT is
written as:
ψm,n(t) =
1√
am
0
ψ
(
t − nb0am0
am
0
)
= a−m/2
0
ψ
(
a−m0 t − nb0
)
(2.61)
Discrete times and discrete scales that correspond to a sampling in the time-frequency
space are used to evaluate the DWT. As the result, the time-frequency representation
of a DWT is a tile along the time and frequency axes, as illustrated in Fig. 2.3(d). For
the computer implementation, the DWT with the dyadic scaling factor a0 = 2 can be
implemented in an efficient way because orthonormal bases exist and reconstruction from
the transform coefficients is possible. This will be discussed later in depth.
Fig. 2.4 depicts a better representation of the time-frequency distribution of the dis-
crete wavelets in lattice form. For the illustration purpose, the scaling step a0 is set to 2
1/2
and translation step b0 is set to 1. Different values ofm correspond to wavelets of different
width. For small values, high-frequency wavelets are translated by smaller steps which
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make the distance between points shorter. For large values of m, low-frequency wavelets
are translated by larger steps which make the distance between points larger. The scale
axis m is in fact in form of a logarithmic scale if the frequency distribution is at interest.
Recalling Eq. (2.60), the sampling along the time axis is proportional to the scale am
0
.
This indicates that for small-scale wavelet analysis, the time sampling step is small, and
for large-scale wavelet analysis, the time sampling step is large as well. With the varying
scale, wavelet analysis can extract the details of the signal by using more concentrated
wavelets of very small scale. For this detailed analysis of the signal, the time sampling
step is also very small. Because only the signal detail is of interest, only a few small
time translation steps will be needed. Therefore, the wavelet analysis provides a better
solution to represent transient signals.
The parameter m plays an important role in the wavelet analysis. If very small details
are at interest, the scaling must be large and this corresponds to a large and negative m.
Also, with a large and negative m, according to Eq. (2.60), the step of translation is small.
Thus, every detail will not be missed by the wavelet analysis. If a coarse feature of the
signal is at interest, wavelet must be spread out and the large translation step will be
adjusted to the width of the wavelet analysis function as well. This is accomplished by
choosing a large and positive value for m.
In the continuous-parameter wavelet transform, the resolution of the identity from
Eq. (2.36) is applied in order to reconstruct the signal from the given transform coefficients
〈ψa,b, f 〉. In the discrete-parameter domain, no equivalent formula exists to reconstruct the
signal. However, for certain ψ and appropriate values of a0 and b0, there exist ψ˜m,n which
make the reconstruction possible. Thus, the function f can be reconstructed as follows:
f =
∑
m
∑
n
〈
ψm,n, f
〉
ψ˜m,n (2.62)
Obviously, if a0 is set close to one and b0 is set close to zero, the double sumwill become
a close approximation to the double integral used in the resolution of the identity, thus
the reconstruction of a function f should be possible. The only condition that needs to be
satisfied is the admissible condition on the wavelet ψ(t). This approximation approach to
the ideal case is however not applicable when dealing with ordinary signal for real where
the sampling is sparse, e.g. a0 equals to two and b0 is set to one. The reconstruction with
Eq. (2.62) can be achieved only for special choices of the wavelets ψ(t).
The conditions that must be satisfied in order to have a stable reconstruction need
to be established. Given a function f (t) ∈ L2(R), the sum of the absolute square of its
wavelet coefficients, that is
∑
m,n |〈ψm,n, f 〉|2, has to be finite. This means that the operator
that maps a function f (t) into coefficients 〈ψm,n, f 〉 has to be bounded. Additionally, no
f (t) with ‖ f ‖ > 0 should be mapped to 0. If these two conditions are satisfied, the stable
reconstruction of a function f (t) is guaranteed. These conditions lead to frame bounds
which will be detailed shortly.
The first condition tells us that for any wavelet with some decay in time and also in
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frequency (regularity property of wavelet), having zero mean (admissible condition), and
any choice for a0 > 1 and b0 > 0, it can be shown that∑
m,n
∣∣∣〈ψm,n, f 〉∣∣∣2 ≤ B∥∥∥ f∥∥∥2 (2.63)
which states that the sequences (〈ψm,n, f 〉)m,n is in ℓ2(Z2). In other words, the sequence is
square-summable [?]. On the other hand, in order to guarantee the stable reconstruction,
it is required that if
∑
m,n |〈ψm,n, f 〉|2 is small, ‖ f ‖2 should be small as well. It tells us that∑
m,n |〈ψm,n, f 〉|2 should be close to ‖ f ‖2. This also means that there should exist a < ∞ such
that ∑
m,n
∣∣∣〈ψm,n, f 〉∣∣∣2 < 1 (2.64)
which implies that ‖ f ‖2 < α.
Given an arbitrary function f , with f˜ defined as
f˜ =
∑
m,n
∣∣∣〈ψm,n, f 〉∣∣∣2

1/2
f (2.65)
It is obvious that ∑
m,n
∣∣∣〈ψm,n, f˜ 〉∣∣∣2 ≤ 1 (2.66)
which also implies that ‖ f˜ ‖2 ≤ α. This corresponds to
A
∥∥∥ f∥∥∥2 ≤∑
m,n
∣∣∣〈ψm,n, f 〉∣∣∣2 (2.67)
with some A = 1/α. In addition, by substituting f = f1 − f2, Eq. (2.67) also indicates that
if
∑
m,n |〈ψm,n, f1〉〈ψm,n, f2〉|2 is small, the distance ‖ f1− f2‖ cannot be arbitrarily large, which
is equivalent to the stability requirement.
The theory of wavelet frames provides a general framework that allows us to balance
between the redundancy, that is the density of the sampling, and the restriction on the
wavelet ψ(t). If the redundancy is small with critical sampling, then the wavelet bases are
very constrained. On the other side, if the redundancy is large with high over-sampling,
then the wavelet bases have only mild restrictions. Putting Eq. (2.63) and Eq. (2.67) all
together sets a boundary that a numerically stable reconstruction of a function f from its
wavelet coefficients is possible only if
A
∥∥∥ f∥∥∥2 ≤∑
m,n
∣∣∣〈ψm,n, f 〉∣∣∣2 ≤ B∥∥∥ f∥∥∥2 (2.68)
with A > 0, B < ∞, and A, B are independent of f (t). This relation was proven by
Daubechies in [?, ?]. If this condition is satisfied, then the family (ψm,n)m,n∈Z constitutes
a frame with A, B as the frame bounds. Hence, when the relation between the energy of
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the function and the energy of its discrete transform function is bounded between some
value greater than zero and less than infinity for all possible square integrable functions,
the completeness of the transform is guaranteed and no information is lost. Thus, the
signal can be reconstructed from its decomposition wavelet coefficients.
Daubechies has shown that the accuracy of the reconstruction is influenced by the
frame bounds A and B. These frame bounds can be computed from m, n, and the wavelet
basis, ψ(t). In order to have a more accurate reconstruction, it is necessary that the val-
ues of the frame bounds A and B are kept close. When A = B, the energy of the wavelet
transform is proportional to the energy of the signal, which is similar to the energy conser-
vation relation of the continuous wavelet transform from Eq. (2.51). Special case occurs
when A = B = 1 and |ψm,n| = 1 for all m, n. This condition leads to a so-called tight frame
where the family of the wavelets is an orthonormal basis. Here, the energy conservation
is equivalent to the Parseval’s relation of the Fourier transform.
It is important to note that the reconstruction of a signal f from its wavelet coeffi-
cients can be done even when the wavelets are not orthogonal to each other. In case when
A , B, proportional relation between two energies can still be drawn. In order to recon-
struct the original signal f from the decomposed wavelet coefficients, synthesis function
basis is used. This basis is different from the decomposition function basis that is used
to decompose the signal f . The synthesis function basis constitutes the dual frame of the
decomposition function basis.
2.7 Multiresolution Signal Analysis
Multiresolution signal analysis (MRA) forms the most important building block for the
reconstruction of scaling functions and wavelets. The idea of MRA was developed by
Meyer [?] and Mallat [?, ?]. Multiresolution signal processing divides a signal into differ-
ent resolution. Resolution in this term defines how details a signal is represented at any
given level of scale. The purpose ofMRA is to decompose the signal inmultiple frequency
bands. Thus, the signal in each band can be studied separately and also differently.
Famous example ofmultiresolution signal processing tools is wavelet transform. Time-
frequency plane in Fig. 2.3(d) clearly shows how the time information about signal is
traded with the frequency information about the signal when the wavelet is used as the
basis. The more precise measurement in time domain will result in the loss information
in frequency domain and vice versa. Although the concept of multiresolution is general,
the rest of this section will deal with multiresolution from wavelets theory point of view.
More specific, the discrete form of the wavelet transform will be used as a starting point.
Multiresolution can be described as a set of subspaces {Vj} and {Wj}. The subspaces
{Vj} represent the set of the scaling spaces which contain the coarse information of the
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signal and they are generated by the bases{
φ j,k : 2
j/2φ
(
2 jt − k
)
; j, k ∈ Z
}
(2.69)
The subspaces {Wj} represent the details of the signal which are extracted from the scaling
spaces and they are generated by the bases{
ψ j,k : 2
j/2ψ
(
2 jt − k
)
; j, k ∈ Z
}
(2.70)
The wavelet space Wj contains the difference between Vj and Vj+1. The sum of scaling
space Vj and wavelet spaceWj will generate a higher resolution scaling space Vj+1. Thus
it leads to
Vj ∩Wj = {0} (2.71)
Vj ⊕Wj = Vj+1 (2.72)
To achieve a MRA of a function, it is required to have a scaling function φ(t) that has
a finite energy function. The scaling function does not satisfy the admissible condition,
which means that the mean value of the scaling function φ(t) is not equal to zero and it is
usually normalized to unity.
The scaling function generates a subspaces or better said, a nested sequence {Vj},
namely
{0} ←− · · · ⊂ V−1 ⊂ V0 ⊂ V1 ⊂ · · · −→ L2 (2.73)
and satisfies a dilation equation
φ(t) =
∑
n
h[n]φ(mt − n) (2.74)
with {h[n]} ∈ ℓ2 and m > 0. In case of a discrete form, m = 2, which corresponds to
octave scales, is chosen. Eq. (2.74) is part of the two-scale relations that will be discussed
later in Sec. 2.8. The function φ(t) is called scaling function, because it is represented as
a superposition of a scaled and translated version of itself. Consequently, the following
two properties hold for MRA
f (t) ∈ Vj ⇔ f (2t) ∈ Vj+1 (2.75)
f (t) ∈ Vj ⇔ f (t + 2− j) ∈ Vj (2.76)
These two properties are unique to MRA.
In short, any function f j(t) ∈ Vj can be written as
f j(t) =
∑
k
v j,kφ
(
2 jt − k
)
(2.77)
and any function g j(t) ∈Wj can be written as
g j(t) =
∑
k
w j,kψ
(
2 jt − k
)
(2.78)
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...
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VM
VM−1 WM−1
VM−2 WM−2
VM−3 VM−3
Fig. 2.5: Hierarchical structure of MRA subspaces [?].
for some coefficients {v j,k} j,k∈Z, {w j,k} j,k∈Z ∈ ℓ2.
Expanding Eq. (2.72),
Vj+1 =Wj ⊕Vj
=Wj ⊕Wj−1 ⊕Vj−1
=Wj ⊕Wj−1 ⊕Wj−2 ⊕ · · · (2.79)
we have
Vj =
s−1⊕
ℓ=−∞
Wℓ (2.80)
Fig. 2.5 depicts a schematic representation of a hierarchical nature of MRA of Vj andWj.
2.8 Two-Scale and Decomposition Relations
Two-scale relations hold the basic relation in the MRA with the dyadic scaling factor. At
each resolution level, the scaling function and the wavelets generate two bases by their
discrete translates. The two-scale relations relate the scaling function and the wavelets at
a given scale with the scaling function at the next-higher scale.
Let φ(t) be the basic scaling function that translates the subspace V0. The next finer
resolution of subspace V1 is spanned by the set {φ(2t − k)}, which is generated from the
scaling function φ(t) by a contraction with a factor of two and by translation with half-
integer steps. Note that the set {φ(2t − k)} can also be considered as a sum of two sets of
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even and odd translates with integer steps, {φ(2t − 2k)} and {φ(2t − (2k + 1))}. Since
φ(t) ∈ V0 ⊂ V1 (2.81)
ψ(t) ∈W0 ⊂W1 (2.82)
It should be possible to write both functions φ(t) and ψ(t) in terms of the bases that gen-
erate V1. This means that there exist two sequences {h[k]}, {g[k]} ∈ ℓ2 such that
φ(t) =
∑
k
h[k]φ (2t − k) (2.83)
ψ(t) =
∑
k
g[k]φ (2t − k) (2.84)
Eq. (2.83) and Eq. (2.84) are referred to as two-scale relations. Discrete coefficient sequences
h[k] and g[k] are called interscale coefficient that will be used in the wavelet decomposi-
tion as the discrete low-pass and high-pass filter respectively. Note that Eq. (2.84) is useful
for generating wavelets from the scaling functions.
In general, for any j ∈ Z, the relation between Vj andWj with Vj+1 is determined by
φ
(
2 jt
)
=
∑
k
h[k]φ
(
2 j+1t − k
)
(2.85)
ψ
(
2 jt
)
=
∑
k
g[k]φ
(
2 j+1t − k
)
(2.86)
Similar to the two-scale relations, the decomposition relations define the scaling func-
tion at any given scale in terms of the scaling function and the wavelet at the next-
lower scale. Because V1 = V0 +W0 and φ(2t), φ(2t − 1) ∈ V1, there exist two sequences
{h˜[k]}, {g˜[k]} ∈ ℓ2 such that
φ(2t) =
∑
k
{
h˜[2k]φ(t − k) + g˜[2k]ψ(t − k)
}
(2.87)
φ(2t − 1) =
∑
k
{
h˜[2k − 1]φ(t − k) + g˜[2k − 1]ψ(t − k)
}
(2.88)
Combining these two relations leads to
φ(2t − ℓ) =
∑
k
{
h˜[2k − ℓ]φ(t − k) + g˜[2k − ℓ]ψ(t − k)
}
(2.89)
for all ℓ ∈ Z. Accordingly, the generalization of the decomposition relations is formulated
as
φ(2 j+1t − ℓ) =
∑
k
{
h˜[2k − ℓ]φ(2 jt − k) + g˜[2k − ℓ]ψ(2 jt − k)
}
(2.90)
Famous but simple example to illustrate the two-scale relations and the decomposition
relations is shown by taking the Haar wavelet as the case. The Haar scaling function is
the simple rectangle function in the interval [0, 1). It is defined as
φ(t) =
1 for 0 ≤ t < 10 otherwise (2.91)
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ψHaar(t) ∈W0 φHaar(2t) ∈ V1 −φHaar(2t − 1) ∈ V1
(b) Wavelet
Fig. 2.6: Two-scale relations for Haar wavelet [?].
and its wavelet as
ψ(t) =

1 for 0 ≤ t < 1/2
−1 for 1/2 ≤ t < 1
0 otherwise
(2.92)
Obviously, the integer step translations of this rectangular function generate an orthonor-
mal set. The contracted Haar scaling function φ(2t) is a rectangular function in the inter-
val [0, 1/2). Its discrete translates with half integer steps generate an orthonormal basis
{φ(2t − k)}. As φ(2t − k) are half integer width, the φ(t) ∈ V0 can be expressed as a linear
combination of the even and odd translates of φ(2t) ∈ V1. Two-scale relations for Haar
wavelet are set by choosing h[0] = h[1] = 1, g[0] = −g[1] = 1, and h[k] = g[k] = 0 for all
other k, which make
φ(t) = φ(2t) + φ(2t − 1) (2.93)
ψ(t) = φ(2t) − φ(2t − 1) (2.94)
Fig. 2.6 illustrates the case. Likewise, decomposition relations for Haar wavelet are given
by setting h˜[0] = h˜[−1] = 1/2, g˜[0] = −g˜[1] = 1/2, and h˜[k] = g˜[k] = 0 for all other k.
Fig. 2.7 depicts the case for the decomposition of Haar scaling function.
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Fig. 2.7: Decomposition relations for Haar wavelet [?].
2.8.1 Relation between Two-Scale Sequences
The Fourier transform of the two-scale relations defined in Eq. (2.83) and Eq. (2.84) are
Φ(ω) = H(z)Φ
(
ω
2
)
(2.95)
Ψ(ω) = G(z)Φ
(
ω
2
)
(2.96)
with
H(z) =
1
2
∑
k
h[k]zk/2 (2.97)
G(z) =
1
2
∑
k
g[k]zk/2 (2.98)
where z = e− jω. The orthogonality condition implies that for any k ∈ Z,〈
φ(t − k), ψ(t)
〉
= 0 (2.99)
By using the Parseval’s identity, Eq. (2.99) can be written as
0 =
1
2π
∫ ∞
−∞
Φ(ω)Ψ∗(ω)e− jωk dω
=
1
2π
∫ ∞
−∞
H(z)G∗(z)
∣∣∣∣∣Φ
(
ω
2
)∣∣∣∣∣2 e− jωk dω
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=
1
2π
∑
n
∫ 4π(n+1)
4πn
H(z)G∗(z)
∣∣∣∣∣Φ
(
ω
2
)∣∣∣∣∣2 e− jωk dω
=
1
2π
∑
n
∫ 4π
0
H(z)G∗(z)
∣∣∣∣∣Φ
(
ω
2
+ 2πn
)∣∣∣∣∣2 e− jωk dω
=
1
2π
∫ 4π
0
H(z)G∗(z)Eφ(z)e− jωk dω (2.100)
By partitioning the integration limit [0, 4π] into [0, 2π] and [2π, 4π], and with a variable
change, Eq. (2.100) becomes
1
2π
∫ 2π
0
[
H(z)G∗(z)Eφ(z) +H(−z)G∗(−z)Eφ(−z)
]
e− jωk dω = 0 (2.101)
From the discussion of the Fourier series in App. A, Fourier series representation of an
integrable 2π-periodic function f (t) is formulated as
f (ω) =
∑
k
cke
jωk (2.102)
with
ck =
1
2π
∫ 2π
0
f (ω)e− jωk dω (2.103)
Comparing the above equation with Eq. (2.101), the left part of Eq. (2.101) represents the
k-th Fourier coefficient of a periodic function
H(z)G∗(z)Eφ(z) +H(−z)G∗(−z)Eφ(−z) (2.104)
As all of these coefficients are zero, it implies that
H(z)G∗(z)Eφ(z) +H(−z)G∗(−z)Eφ(−z) ≡ 0 (2.105)
for |z| = 1. Eq. (2.105) gives us the relation between H(z) and G(z). By direct substitution,
Eq. (2.105) is simplified to
G(z) = −cz2m+1H∗(−z)Eφ(−z) (2.106)
for a constant c > 0 and any integer m. For simplicity, c can be set to 1. The value m
represents the shifting of the index of the sequence {g[k]}. It is usually chosen such that
the index begins with 0.
2.8.2 Relation between Reconstruction and Decomposition Sequences
The Fourier transform of the decomposition relations defined in Eq. (2.89) is
1
2
Φ
(
ω
2
)
e− jωk/2 =
∑
k
h˜[2k − ℓ]e− jωkΦ(ω) +
∑
k
g˜[2k − ℓ]e− jωkΨ(ω)
=
H(z)∑
k
h˜[2k − ℓ]e− jωk +G(z)
∑
k
g˜[2k − ℓ]e− jωk
Φ
(
ω
2
)
(2.107)
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which can be reduced to∑
k
h˜[2k − ℓ]e− jω(2k−ℓ)/2
H(z) +
∑
k
g˜[2k − ℓ]e− jω(2k−ℓ)/2
G(z) ≡ 12 (2.108)
for ℓ ∈ Z.
Combining the Fourier transform of both relations leads to
[H˜(z) + H˜(−z)]H(z) + [G˜(z) + G˜(−z)]G(z) = 1
2
for even ℓ (2.109)
[H˜(z) + H˜(−z)]H(z) + [G˜(z) + G˜(−z)]G(z) = 0 for odd ℓ (2.110)
which gives us
H(z)H˜(z) + G(z)G˜(z) =
1
2
(2.111)
H(z)H˜(−z) + G(z)G˜(−z) = 0 (2.112)
Eq. (2.112) can also be written as
H(−z)H˜(z) + G(−z)G˜(z) = 0 (2.113)
Rewriting Eq. (2.111) and Eq. (2.113) in matrix form, H(z) G(z)H(−z) G(−z)

H˜(z)G˜(z)
 =
120
 (2.114)
The solution for H˜(z) and G˜(z) are given by
H˜(z) =
1
2
G(−z)
∆GH(z)
(2.115)
G˜(z) = −1
2
H(−z)
∆GH(z)
(2.116)
with
∆GH(z) = H(z)G(−z) −H(−z)G(z) (2.117)
In [?], it can be shown that
∆GH(z) = cz
mEφ(z
2) (2.118)
with c > 0 and m is an integer number. Because φ generates a stable basis, Eφ(z) is guar-
anteed to be non-zero. This makes ∆GH(z) , 0.
2.9 Filter Banks
The ideas of signal expansions are linked to signal analysis, approximation, and com-
pression, as well as their algorithms and implementations. Linear signal expansions used
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in digital signal processing are mainly based on the block transforms [?, ?, ?, ?]. Further
researches in signal expansion, especially in orthogonal and biorthogonal bases, are ini-
tiated from the field of digital signal compression, where redundancy of the expansion
has to be avoided. The Quadrature Mirror Filters (QMF) introduced by Croisier et al. in
1976 [?] was a key step forward, which allows a signal to be split into two downsampled
subband signals and then reconstructed without introducing aliasing effect, even though
non-ideal filters are used. The development leads to the founding of the perfect recon-
struction filter banks. The first two-channel orthogonal solution was discovered by Smith
and Barnwell [?,?] andMintzer [?]. Viadyanathan expands the domain into multiple filter
banks in [?, ?, ?]. Veterrli introduced biorthogonal solutions in [?] and also multidimen-
sional quadrature mirror filters in [?]. Multidimensional filter banks were investigated
in [?,?,?] and linear phase biorthogonal filters were further studied in [?,?]. Other break-
throughs in the area of multiresolution signal processing were contributed by Daubechies
and Mallat. Daubechies showed that the wavelet can be reconstructed from filter banks
in [?], whereasMallat showed that a wavelet series expansion could be implementedwith
filter banks in [?]. From this brief discussion, two different points of perspective on the
MRA exist, namely, expansion of signals in term of structured bases, and perfect recon-
struction filter banks. The signal expansions deal more with Fourier and wavelet theory
while the filter banks concentrate more into the construction of implementable systems.
Multiresolution signal processing deals with discrete-time sequences that are taken at
different rates. It is always possible to go back to an underlying continuous-time signal
and resample it at a different date. Nevertheless, most often the rate changes are per-
formed in the discrete-time domain.
2.9.1 Decimation and Interpolation
In the field of multirate signal processing, the signal representation can have more than
one sampling rate. The mechanisms for changing the sample rate are called decimation
and interpolation.
AnM-point decimation of a function is formulated as
y(n) = x(nM) for n ∈ Z (2.119)
and its z-transform as
Y(z) =
1
M
M−1∑
k=0
X
(
z1/Me− j2πk/M
)
=
1
M
M−1∑
k=0
X
(
z1/MWkM
)
(2.120)
with WkM = e
− j2πk/M. Fig. 2.8(a) depicts the system diagram of an M-point decimator. For
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{x(n)} {y(n)}↓M
(a) M-point decimator
{y(n)} {x′(n)}↑M
(b) M-point interpolator
Fig. 2.8: Diagram of decimator and interpolator [?].
octave scales, 2 is chosen as a decimator value forM, which makes
Y(z) =
1
2
[
X
(
z1/2
)
+ X
(
−z1/2
)]
(2.121)
Decimator introduces aliasing effect if the spectral bandwidth is greater than π/M, i.e.
|ω| > π/M.
AnM-point interpolator of a function is formulated as
x′(n) =
y
(
n
M
)
for n = kM, k ∈ Z
0 elsewhere
(2.122)
and its z-transform as
X′(z) = Y
(
zM
)
(2.123)
Fig. 2.8(b) depicts the system diagram of an M-point interpolator. Interpolator is a safe
operator because the output spectrum has narrower bandwidth compared to the input
spectrum, thus no danger of aliasing is introduced by the interpolator.
2.9.2 Decomposition and Reconstruction Algorithms
The decomposition algorithm is used to decompose the signal into MRA space. From the
discussion of MRA, we have
x j+1(t) ∈ Vj+1 =⇒ x j+1(t) =
∑
k
v j+1,kφ j+1,k(t) (2.124)
x j(t) ∈ Vj =⇒ x j(t) =
∑
k
v j,kφ j,k(t) (2.125)
y j(t) ∈Wj =⇒ y j(t) =
∑
k
w j,kψ j,k(t) (2.126)
and
x j+1(t) = x j(t) + y j(t) (2.127)∑
k
v j+1,kφ j+1,k(t) =
∑
k
v j,kφ j,k(t) +
∑
k
w j,kψ j,k(t) (2.128)
Substituting the decomposition relation
φ(2 j+1t − ℓ) =
∑
k
(
h˜[2k − ℓ]φ(2 jt − k) + g˜[2k − ℓ]ψ(2 jt − k)
)
(2.129)
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{v j+1,k}
{v j,k}
{w j,k}
h˜
g˜ ↓ 2
↓ 2
Fig. 2.9: Decomposition process for a one-level wavelet decomposition tree [?].
into Eq. (2.128), changing the order of summations, and comparing the coefficients of
φ j,k(t) and ψ j,k(t) leads to
v j,k =
∑
ℓ
h˜[2k − ℓ]v j+1,ℓ (2.130)
w j,k =
∑
ℓ
g˜[2k − ℓ]v j+1,ℓ (2.131)
Note that the right side of the equations correspond to decimation by two after convo-
lution. These equations can be illustrated in Fig. 2.9. This decomposition structure will
be nested on the {v j,k} in order to achieve the wavelet decomposition tree. It is obvious
that the generated decomposition tree will be non symmetric in this case. A symmetric
decomposition tree can be achieved by nesting also the decomposition on the {w j,k}. This
leads to the wavelet packet decomposition tree.
Reconstruction algorithm is used to reconstruct the decomposed signal back perfectly.
Similar to the decomposition algorithm, the reconstruction algorithm is based on two-
scale relations of the scaling function and the wavelet. Substituting the two-scale relations
into Eq. (2.128) leads to
∑
k
v j,k
∑
ℓ
h[ℓ]φ(2 j+1t−2k−ℓ)+
∑
k
w j,k
∑
ℓ
g[ℓ]φ(2 j+1t−2k−ℓ) =
∑
ℓ
v j+1,kφ(2
j+1t−ℓ) (2.132)
By comparing the coefficients of φ(2 j+1t − ℓ) on both sides, we have
v j+1,ℓ =
∑
k
(
h[ℓ − 2k]v j,k + g[ℓ − 2k]
)
(2.133)
which corresponds to interpolation by two, followed by convolution. Fig. 2.10 depicts the
illustration of the reconstruction algorithm.
From the discussion, it is clear that digital filter can be applied in order to decompose
the signal into wavelet space and to recover the signal perfectly from the wavelet space.
Although the concept of the filter banks is general, the discussion is limited to the two-
channel filter banks as in case for discrete wavelet transform with octave scales.
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{v j−1,k}
{w j−1,k}
{v j,k}
h
g↑ 2
↑ 2
Fig. 2.10: Reconstruction process for a one-level wavelet reconstruction tree [?].
2.9.3 Two-Channel Perfect Reconstruction Filter Bank
Filter bank is a collection of multiple bandpass filter used to separate a signal into differ-
ent components whose spectra occupy different segments of the frequency axes. Some
applications that use filter bank are Doppler frequencies in radar signal processing [?, ?]
and equalizer in music signal processing [?, ?]. Perfect reconstruction filter banks, as the
name says, are filter banks that are specially designed so that the signal can be recon-
structed perfectly without any information loss.
LetX(z) be the input of the two-channel filter banks, H˜(z) and G˜(z) be the analysis filter
pairs. V(z), the output of the signal after low-pass filter H˜(z) and decimation by two, is
written as
V(z) =
1
2
[
X(z1/2)H˜(z1/2) + X(−z1/2)H˜(−z1/2)
]
(2.134)
W(z), the output of the signal after high-pass filter G˜(z) and decimation by two, is written
as
W(z) =
1
2
[
X(z1/2)G˜(z1/2) + X(−z1/2)G˜(−z1/2)
]
(2.135)
LetH(z) andG(z) be the synthesis filter pairs,V′(z) be the output ofV(z) after interpolation
by two and H(z), andW′(z) be the output ofW(z) after interpolation by two and G(z).
V′(z) =
1
2
[
X(z)H˜(z)H(z) + X(−z)H˜(−z)H(z)
]
(2.136)
W′(z) =
1
2
[
X(z)G˜(z)G(z) +X(−z)G˜(−z)G(z)
]
(2.137)
X′(z), the combined output of V′(z) andW′(z) is written as
X′(z) = V′(z) +W′(z)
=
1
2
X(z)
[
H˜(z)H(z) + G˜(z)G(z)
]
+
1
2
X(−z)
[
H˜(−z)H(z) + G˜(−z)G(z)
]
(2.138)
The last term contributes to the aliasing. Fig 2.11 depicts the two-channel filter bank that
consists of analysis and synthesis filter pairs.
In order to eliminate the aliased version of the reconstructed signal, the last term must
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Fig. 2.11: Two-channel filter bank [?].
be cancelled. It can be achieved by choosing
H(z) = ±G˜(−z) (2.139)
G(z) = ∓H˜(−z) (2.140)
Thus, X′(z) becomes
X′(z) =
1
2
X(z)
[
H˜(z)G˜(−z) − H˜(−z)G˜(z)
]
(2.141)
Perfect reconstruction means that the reconstructed signal X′(z) can only be a delayed
version of the input signal X(z), i.e. its transfer function T(z) must satisfy
T(z) =
X′(z)
X(z)
= z−m m ∈ Z+ (2.142)
which makes
2z−m = H˜(z)G˜(−z) − H˜(−z)G˜(z) (2.143)
= H˜(z)H(z) − H˜(−z)H(−z) (2.144)
= H˜(z)H(z) + G˜(z)G(z) (2.145)
For the sake of simplicity, we can define composite filters C0(z) and C1(z) as product
filters for the two filtering paths
C0(z) = H˜(z)H(z) = −H˜(z)G˜(−z) (2.146)
C1(z) = G˜(z)G(z) = H˜(z)G˜(z) = −C0(−z) (2.147)
The perfect reconstruction condition becomes
C0(z) − C0(−z) = 2z−m (2.148)
and
T(z) =
1
2
[C0(z) − C0(−z)] (2.149)
Since
T(−z) = 1
2
[C0(−z) − C0(z)] = −T(z) (2.150)
it states that the transfer function T(z) is an odd function. Thus, the integer m must be
chosen to be odd. It implies that C0(z) must contain only even-indexed coefficients except
for cm = 1. Finding H˜(z) and G˜(z) to satisfy the perfect reconstruction condition is the
subject of filter bank design and it is out of the scope of this thesis. The readers are
suggested to read the textbooks [?, ?,?, ?, ?, ?].
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2.10 Polyphase Representation for Filter Banks
Performing discrete wavelet transforms using filter banks require convolution with low-
pass and high-pass analysis filter pair, followed by decimation on both outputs with a
factor of two. The reconstruction of the signal is performed inversely. It starts with in-
terpolation with a factor of two, followed by low-pass and high-pass synthesis filter pair.
The implementation using filter banks is straightforward. Note that decimation by two
means that the output of the decimator retains only every second sample of the input sig-
nal. While performing the wavelet decomposition, it is apparent that half of the output
of the analysis filters fed to the decimator is thrown away. This make the implementation
of wavelet transform using filter banks not optimal.
Polyphase representation of a signal is an alternative approach to represent a signal
other than time and spectral domains. In the polyphase approach, the decimation by two
comes in advance, followed by convolution. Thus, the convolution is performed only
with half of the coefficients. This approach increases the efficiency of the computation by
reducing the data redundancy.
Consider the upper path with input X(z) and filter H˜(z) from Fig. 2.11. The output of
the filtering needs to be downsampled by two, i.e. we want to keep the even powers of z in
the product H˜(z)X(z). However, the even powers come from even powers in H˜(z) times
even power in X(z) and from odd powers in H˜(z) times odd powers in X(z).
The separation of even and odd powers is written as
X(z) = Xe(z
2) + z−1Xo(z2) (2.151)
H˜(z) = H˜e(z
2) + z−1H˜o(z2) (2.152)
where the subscript e and o stand for even and odd respectively. The even powers of the
product H˜(z)X(z) are written as(
H˜(z)X(z)
)
e
(z2) = H˜e(z
2)Xe(z
2) + z−2H˜o(z2)Xo(z2) (2.153)
The downsampling by two changes z2 to z, thus
V(z) = (↓ 2)H˜(z)X(z) = H˜e(z)Xe(z) + z−1H˜o(z)Xo(z) (2.154)
Here, in order to compute v(n), instead of filtering and followed by downsampling, first
we separate the input sequence x(n) into even samples xe(n) and odd samples x0(n), fol-
lowed by downsampling and the filtering. Similarly, this principle can be applied on G˜(z).
Using matrix notation, we haveV(z)W(z)
 =
H˜e(z) H˜o(z)G˜e(z) G˜o(z)

 X(z)z−1X(z)

= P(z)
 X(z)z−1X(z)
 (2.155)
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↑ 2v(n)
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z−1z−1 P(z) Q(z)
Fig. 2.12: Polyphase realization of a two-channel filter bank [?].
The same idea can be extended to synthesis the signal
X′(z) =
[
1 z−1
] He(z2) Ge(z2)Ho(z2) Go(z2)

V(z2)W(z2)

= Q(z)
V(z2)W(z2)
 (2.156)
Fig. 2.12 depicts the realization of a two-channel filter bank using polyphase approach.
To satisfy the perfect reconstruction condition, the polyphase matrices must satisfy
Q(z)P(z) = I (2.157)
In case of an orthogonal transform, the synthesis polyphase matrix is the transpose of the
analysis polyphase matrix, that is
Q(z) = P(z−1)T (2.158)
Inmore general cases, the analysis polyphasematrixmust be invertible. These filter banks
are referred to as biorthogonal, written as
Q(z) = P(z)−1 (2.159)
Let NH˜ and NG˜ be the length of the low-pass and high-pass analysis filter pair H˜(z) and
G˜(z). The direct wavelet decomposition using filter bank approach requiresNH˜+NG˜ mul-
tiplications per unit time. Because the downsampling takes place before the polyphase
filter, wavelet decomposition using polyphase requires only half of the cost, i.e.
NH˜+NG˜
2
.
2.11 Lifting Scheme
Lifting scheme is a solution to implement two-channel filter bank in an efficient manner.
The idea of the lifting scheme comes from the polyphase representation of the analysis
and synthesis filter pair. Contrary to the filter approach, which separates the signal into
low and high frequency components and performs the decimation on both signals after-
wards, the second generation of wavelets is similar to the polyphase. It reduces the com-
putation by performing the decimation in advance. The second generation of wavelets,
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more popular under the name of lifting scheme, was introduced by Sweldens [?, ?]. The
first generation or classical wavelets rely heavily on Fourier analysis whereas the second
generation exploits wavelets adapted to situations that do not allow translation and dila-
tion of the wavelets function. Thus, it allows to explain the basic ideas behind wavelets in
a much simpler manner and also to define a wavelet basic on an interval or an irregular
grid, or even on a sphere.
The concept of wavelet transform is to exploit the correlation present in signals to
construct a sparse approximation. The wavelet transform on a one-dimensional signal is a
multiresolution representation of the signal. The classical wavelets, as mentioned earlier,
are coupled with the Fourier analysis. Here, decorrelation happens in frequency domain
where at each decomposition level, the low-pass component of the signal is split into a
low-pass and high-pass components. However, the decorrelation using lifting scheme is
entirely spatial. Thus, it is perfectly suited for building second generation wavelets when
Fourier techniques are no longer available.
Let x = {x(n)}, n ∈ Z be a set of signal, xe = {x(2n)} and xo = {x(2n + 1)} be its even and
odd subset. This kind of splitting is called lazy wavelet transform. Given one set, e.g. even
indexed samples, a good predictor P can be built to predict the other set. Because the
predictor cannot be exact, we obtained the difference or detail d, i.e.
d = xo −P (xe) (2.160)
Eq. (2.160) is called dual lifting step. If the signal is highly correlated, we can expect the
difference to be small, in other word, d is a sparse set. This transform maps (xe, xo) to
(xe,d). The new representation loses some desired properties such as the mean value of
the original samples, which is no longer equal to the mean value of xe due to downsam-
pling. The primal lifting step is introduced to restore this property. It replaces xe with the
updated samples computed from d with update operator U , formulated as
s = xe +U (d) (2.161)
We have now the transform from the pair (xe, xo) to (s,d). Fig. 2.13 depicts the block dia-
gram of the wavelet decomposition using lifting scheme. Recall the discussion of MRA.
Here, x j(n) represents the original signal, x j−1(n) and y j−1(n) represent the average s and
the difference d, which also correspond to the one level lower of the MRA space.
Both dual and primal lifting steps are invertible, i.e.
xe = s −U (d) (2.162)
xo = P(xe) + d (2.163)
thus, it leads to perfect reconstruction filter banks. Since the construction did not use the
Fourier transform, the resulting wavelet transform can be applied to irregularly spaced
samples or used in higher dimensions and leads to wavelets on a sphere.
The basic principle of lifting scheme is to factorize the wavelet filter into alternating
upper and lower triangular 2×2 matrix. Daubechies and Sweldens in [?, ?] have shown
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x j(n) x j−1(n)
y j−1(n)
z−1
↓ 2
↓ 2
P(z) U(z)
K
1/K
Fig. 2.13: Basic lifting scheme with prediction and update step [?].
that the polyphase representation can always be factored into lifting steps by using the
Euclidean algorithm to find the greatest common divisors. Thus the polyphase represen-
tation becomes:
P(z) =
K 00 1/K
 M∏
i=1
1 ui(z)0 1

 1 0pi(z) 1
 (2.164)
where pi(z) and ui(z) are the Laurent polynomials and K is the normalization factor. Given
a FIR filter H(z), its polynomial form is written as
h(z) =
kr∑
k=kℓ
h[k]z−k (2.165)
where kℓ and kr are integers and satisfy kℓ ≤ kr. Assuming that h[kℓ] , 0 and h[kr] , 0, the
degree of the Laurent polynomial is given by
|h| = kr − kℓ (2.166)
The zero Laurent polynomial degree is assigned to the degree −∞ and a polynomial of
degree zero is referred to as a monomial.
Fig. 2.14 shows the arrangement of the lifting scheme representation that is divided
into several lifting steps. The Laurent polynomials pi(z) and ui(z) are expressed as predic-
tor Pi(z) and updater Ui(z). The signal x j(n) is split into even and odd parts. Prediction
and update steps occur alternately. The predictor Pi(z) predicts the odd part from the even
part. The difference between the odd part and the predicted part is computed and used
by the updater Ui(z) to update the even part. At the end, the low-pass and the high-pass
signals are normalized with a factor of K and 1/K respectively.
By factoring the wavelet filters into lifting steps, it is expected that the computation
performed on each stage (either it is a prediction or an update) will be much less complex.
As an example, the famous Daub-4 wavelet filter with the low-pass filter response:
H(z) =
1 +
√
3
4
√
2
+
3 +
√
3
4
√
2
z−1 +
3 −
√
3
4
√
2
z−2 +
1 −
√
3
4
√
2
z−3 (2.167)
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Fig. 2.14: Wavelet decomposition using lifting steps [?].
can be factored into lifting steps:
P(z) =

√
3−1√
2
0
0
√
3+1√
2

1 −z0 1

 1 0− √3
4
+
2−
√
3
4
z−1 1

1
√
3
0 1
 (2.168)
App. C details the algorithm to factorize a wavelet filter into a lifting scheme. Since
the finding of the greatest common divisors is not necessarily unique, the result of the
factorization may also differ. The Daub-6 and the popular (5,3) and (9,7) wavelet filters
can be factored into lifting steps with maximum degree of ±1 [?] whereas Symlet-6 and
Coiflet-2 may have two update/prediction terms and also higher order z degree on its
Laurent polynomials.
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The breakthrough in thewavelet theory which has been studied in the last two decades
by many researchers [?,?,?,?,?] has delivered a solid background and has drawnmuch at-
tention due to its attractive properties especially regarding its time-frequency localization
feature [?, ?]. The main study of the wavelet theory involves finding the answer for de-
scribing better and more appropriate functions to represent signals than the ones offered
by the Fourier analysis.
Contrary to the Fourier analysis, which decomposes signals into sine and cosine func-
tions, wavelets study each component of the signal on different resolutions and scales. In
analogy, if we observe the signal with a large window, we will get a coarse feature of the
signal, and if we observe the signal with a small window, we will extract the details of the
signal. Whereas wavelets are based on the MRA which divides the signal into different
scales of resolution rather than different frequencies, the original wavelet computation
involves the convolution to filter the signal into different octave frequency bands. The
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second generation of wavelets which was studied by Sweldens [?] offered less computa-
tion complexity by means of lifting scheme.
One of the most attractive features that wavelet transforms provide is their capabil-
ity to analyze the signals which contain sharp spikes and discontinuities. Along with
the better energy compacting feature, the wavelet transforms also support the localiz-
ing feature in both time and frequency domains [?]. These make wavelet outperforms
the Fourier transform in signal processing and has made itself into the new standard of
JPEG2000 [?, ?].
Along with recent trends and research focuses in applying wavelets in image process-
ing, the application of wavelets is essentially not only limited to this area. The benefits of
wavelets have been studied by many scientists from different fields such as mathematics,
physics, and electrical engineering. In the field of electrical engineering wavelets have
been known with the name multirate signal processing. Due to numerous interchanging
fields, wavelets have been used in many applications such as image compression, feature
detection, seismic geology, human vision, etc. Contrary to the Fourier transform, which
uses one basis function (and its inverse) to transform between domains, there are different
classes of wavelet kernels which can be applied on the signal depending on the applica-
tion. Because different applications require different treatments, researchers have tried to
cope with their own issues and implemented only a subset of wavelets which are suitable
for their own needs such as ones that can be found in image compression [?,?,?,?], speech
processing [?,?,?,?], feature extraction and detection [?], biomedicine [?], and statistics [?].
The power of wavelet tools is then limited due to these approaches.
In recent years, wavelets have become a hot topic in both industry and research fields
due to the adoption of the wavelet transforms by the JPEG committee in their latest
JPEG2000 standard [?, ?, ?, ?, ?, ?, ?, ?, ?]. Since the introduction of the JPEG standard in
1992, the algorithms to compute Fast Fourier Transform (FFT) that is used on its trans-
form block are extensively studied. Optimization on butterfly operations, different types
of radix, addressing mechanisms, and register allocations are some of the main research
focuses on designing algorithms that compute FFT in hardware in an efficient manner.
Contrary to the FFT block in JPEG that tiles the image into 8×8 matrix, DWT in JPEG2000
uses much larger matrix, i.e. 256×256 in order to reduce the aliasing effect when the
image is compressed with higher compression rates. Efficient hardware realizations of
the wavelet transforms become an important issue because wavelet transforms deal with
larger number of samples.
Although wavelet transforms are heavily used in JPEG2000, the applications of the
wavelet transforms are not only limited to image compression. Nonetheless, there exist
quite few hardware architectures that deal with other applications besides JPEG2000. De-
pending on the application’s need, wavelet transforms have several operational modes.
In the traditional wavelet transforms, wavelet decomposition, that is forward DWT, de-
composes the signal into two components, i.e. low-pass and high-pass components. The
resulting low-pass component is used to generate MRA space for the next level and so on.
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The wavelet reconstruction, that is inverse DWT, reconstructs the signal from the highest
available level by using both low-pass and high-pass components of the same level in or-
der to reconstruct MRA space for the lower level and so on. This traditional wavelet trans-
forms generate octave-spaced frequency bands. If we want to have an equally-spaced
frequency band using the wavelet transforms, the resulting high-pass component needs
also to be decomposed on each level. As an example, 3-level wavelet decomposition using
traditional scheme generates four frequency bands whilst 3-level wavelet decomposition
using the later technique generates eight equally-spaced frequency bands. This scheme is
called wavelet packet decomposition and reconstruction, or in the discrete-time domain,
it is called Discrete Wavelet Packet (DWP).
In this chapter, we discuss several existing hardware architectures for both DWT and
DWP. As wavelet transforms are heavily used in JPEG2000 in recent years, we also fo-
cus our discussion on these existing architectures. Sec. 3.1 details several architectures
based on filter banks and Sec. 3.2 details the lifting-based architectures to compute DWT
decomposition and reconstruction. Finally, Sec. 3.3 closes the discussion with the DWP
architectures.
3.1 Filter Banks Systolic-based Architectures
The architecture of the hardware realization of DWT went back as far as 90s. Several ar-
chitectural solutions using special purpose parallel processors have been developed [?, ?,
?,?,?,?,?] in order to meet the real-time requirement inmany applications. These solutions
include parallel filter architectures, SIMD (Single Instruction Multiple Data) linear array
architectures, SIMD multigrid architectures, 2D block based architectures, etc. and they
are in general based on the filter banks.
Before we discuss the more advanced architectures which are based on lifting scheme
initiated by Sweldens, we go back to the VLSI realizations of wavelet transform using
filter banks. The advantages of the filter-based implementation are that the architecture is
straightforward and changing the wavelet kernel does not alter the architecture so much,
because on most architectures, we only need to change the wavelet coefficients and to
adapt the length of the wavelet filter during the design time.
3.1.1 DWT-SA Architecture
Grzeszczak et al. [?] present a design and VLSI implementation of an efficient systolic
array architecture for computing DWT, called DWT-SA. The architecture computes both
low-pass and high-pass frequency coefficients in the same clock cycle and thus has an
efficient hardware utilization. The design is simple, modular and cascadable for comput-
ing of 1D and 2D data streams of fairly arbitrary size. The architecture is an improvement
over the digit serial wavelet architecture using the pyramid algorithm outlined in [?]. The
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improvement is achieved by using only one set of multipliers and adders instead of em-
ploying two parallel computational hardware [?]. The DWT-SA architecture does not use
any external or internal memory modules to store the intermediate results and therefore
avoids the delays caused by memory access and memory refresh timing. In addition,
since a set of registers controlled by a global clock is employed, the control circuitry does
not need to take the intermediate products in and out of the memory. This results in a
simple and efficient systolic implementation for 1D DWT computation.
The design of DWT-SA is based on computation schedules derived for Daub-3 wavelet
filter with 6 tap filter, which are the results of applying the pyramid algorithm for eight
data points. Therefore, the architecture is a complete setup for computing DWT decom-
position. The DWT reconstruction can be calculated by replacing the decimator with an
interpolator. Fig. 3.1 depicts the block diagram of DWT-SA architecture. It comprises of
four basic units, i.e. input delay, filter, register bank, and control unit. The filter unit is
a six tap nonrecursive FIR digital filter with multiplexed low-pass and high-pass coef-
ficients, as shown in Fig. 3.2. Computation of any DWT coefficient can be executed by
employing a multiply and accumulate operation where partial products are computed
separately and subsequently added. This feature makes possible systolic implementation
of a DWT. The latency of each filter stage is one clock cycle.
By introducing additional control circuitry, computations of both low-pass and high-
pass DWT coefficients can be executed using the same hardware in one clock cycle. The
high-pass coefficient calculation is performed during the first half of the clock cycle,
whereas the low-pass coefficient calculation is performed during the second half. Sub-
sequently, the partial results are passed synchronously in a systolic manner from one cell
to the adjacent cell. Therefore the architecture consists of only one multiplier, one adder,
and two registers to store the low-pass and high-pass coefficients on each filter unit.
Two storage units are used in this DWT-SA, namely input delay and register bank.
Based on the filter approach, the input delay unit stores the data samples that comprise
of five previous samples for Daub-3 filter. Therefore, five data registers are connected
serially in a chain. Register bank unit has a size of 26 which is used as storage of the
intermediate partial results.
The control unit controls the multilevel decomposition. Assuming that N coefficients
need to be processed, the first octave computations are scheduled every N/4, while the
second and the third octave are schedule every N/2 and N clock cycles respectively. The
details of the scheduling can be found in [?]. The main idea is to provide schedule allo-
cation of the register bank so that the interconnect with the multiplexers that control the
multilevel decomposition can be derived. Therefore, even the architecture is modular and
cascadable, it can be designed only for one specific wavelet filter. If other filters are used,
the interconnect between multiplexers and the register banks need to be redesigned. Ad-
ditionally, this architecture can only perform DWT decomposition and the depth of the
multilevel decomposition is restricted into 3 levels. The register bank grows exponentially
in order to make the architecture compute higher decomposition level. Also, the multi-
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Fig. 3.1: DWT-SA architecture proposed by Grzeszczak [?].
plexer inputs need to be adapted to cope with this issue and additional interconnects
need to be established. Last but not least, DWT-SA architecture does not include either
memory or memory interface. It assumes that the samples are streamed to its input port
at certain time unit. Therefore, in order to use this architecture to computeN-dimensional
DWT decomposition, external interface that talks with the memory needs to be created.
As we can see later in Chap. 4, the design of the memory controller cannot be neglected,
because even the idea of providing samples is straightforward, its implementation is not.
It is due to the fact that computing the wavelet coefficients in the boundary regions needs
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special treatments in order to make the decomposition invertible without growing the
length of the resulting wavelet coefficients.
3.1.2 ArcJ Architecture
Another systolic-based DWT implementation is developed by Marino et al. [?]. The ar-
chitecture is called ArcJ. Actually, they design two types of architectures for computing
1D DWT, namely ArcJ and Arc
∗
2. The first architecture handles with high-speed data de-
mandswhile the later tries to target the low-power applications by reducing the operating
speed by half.
Because of its structure, 1D DWT can be straightforwardly pipelined into J blocks B j
with 1 ≤ j ≤ J, each block B j being devoted to compute the decomposition level j. From
the DWT decomposition algorithm, we can clearly see that the complexity of the decom-
position level j is linear in N j with a factor depending on the sample length. Therefore,
because of the decimation by two performed in each decomposition level, the complexity
of the next decomposition level is half of the complexity of the current level. As a conse-
quence, in order to balance a pipelined DWT architecture, each block B j should employ
a number W j of processing elements (PEs), with W j = W j−1/2. Therefore, the idea of this
architecture is to build a balanced ArcJ constituted by a pipeline {B1 → B2 → · · · → BJ}.
Each block B j is designed carefully by taking into account this condition. A top-level
scheme of ArcJ is given in Fig. 3.3. This block is responsible for computing the first DWT
decomposition stage.
In order to design a high-speed block B1 performing the first level of DWT decompo-
sition, the architecture is split into four independent filter units, i.e. AEVEN, AODD, CEVEN,
andCODD, which correspond to low-pass and high-pass even and odd components. These
filter units employ 2L PEs globally in order to perform the first level of DWT at the rate of
two samples per clock cycle, with the assumption that one clock cycle is the time required
by one PE to compute one product and one sum. Block B1 is shown in Fig. 3.3 for L = 6.
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Fig. 3.3: ArcJ architecture for first decomposition level [?].
The block B1 has two input lines IE and IO. IE feeds ℓ0−EVEN both into AEVEN and CEVEN,
while IO feeds ℓ0−ODD both into AODD and CODD. Because of the independence of the com-
putations, ℓ0−EVEN
i
and ℓ0−ODD
i
are fed in parallel during the same clock cycle. Therefore,
the input sequence ℓ0 can be sampled at a frequency twice higher than the working fre-
quency of the device. Four latches at the input of the adders SL and SH have no functional
reason but have been inserted in order to make the critical paths limited to one multi-
plier and one adder. By this way, the assumption that the clock period is bounded by
the latency of one multiplier and one adder is satisfied. Additional latches inserted at the
output of each multiplier could further decrease the minimum allowed clock period. The
design of BJ is fully scalable with any value of L and has 100% efficiency.
In order to perform the second level of decomposition, the subband ℓ1 produced by
block B1 has to be further transformed. This requires a second block B2, which has to
be pipelined to the output line OL(1) coming from B1. As previously stated, B2 has to
be provided with L PEs wi in order to constitute a balanced team with B1. Therefore, a
possible way of employing these PEs is to assign to wi the computations related both to ai
and ci. Fig. 3.4 depicts the scheme of the second decomposition architecture B2.
The line OL(1) outputs the samples of ℓ1 in a sequential data stream at a rate of one
sample per clock cycle. Therefore, by splitting OL(1) into two different lines IE and IO
50 CHAPTER 3 STATE-OF-THE-ART IN DISCRETE WAVELET PROCESSORS
0
1
0
1
0
1
0
1
ADAPTER
a0a1a2a3a4a5
c0c1c2c3c4c5
w0w1w2w3w4w5
IE : · · · , ℓ12 , ℓ12 , ℓ10 , ℓ10
IO : · · · , ℓ13 , ℓ11 , ℓ11 , 0
O
OL(1) :
· · · , ℓ1
2
, ℓ1
1
, ℓ1
0
OL(2) :
· · · , 0, ℓ2
1
, 0, ℓ2
0
OH(2) :
· · · , h2
1
, 0, h2
0
, 0
From B1
Fig. 3.4: ArcJ architecture for second decomposition level [?].
carrying ℓ1−EVEN and ℓ1−ODD into B2, we have the possibility of duplication on IE and IO
before a new sample is sent byOL(1). To perform this, and adapter such as shown in Fig. 3.4
has to be inserted betweenOL(1) and the lines IE/IO. Block B2 is also balanced with B1 since
its design has been dimensioned on L PEs. The design on the next higher blocks B j follows
the same principle to balance with the previous block B j−1. Therefore the architecture can
deliver maximum performance in terms of sample processing.
Compared to the previous detailed systolic architecture, the generation of the schedul-
ing table for ArcJ is much simpler. Additionally, the interconnects between registers that
hold the low-pass and high-pass coefficients and also the samples are straightforward.
Instead of merging the multilevel decomposition feature into one single design, as it is
the case in the first architecture, ArcJ tries to split each decomposition stage and divides
the task on each stage. Knowing that the resulting wavelet decomposition halves the size
of the sample at each decomposition level, ArcJ exploits some optimization techniques in
the design for the second decomposition stage and so on in order to reduce the number
of multipliers and adders. This architecture is more modular and more extensible. One
main drawback of ArcJ is that we need to determine during the design time how many
decomposition levels we want to have. Once the architecture is fabricated, it is not possi-
ble to extend the architecture to make it feasible to compute higher decomposition level.
Additionally, we need to determine at the beginning how many taps will be involved
in order to distribute and balance all the decomposition blocks. Therefore, wavelet filters
that can be exercised by this architecture are also limited to have at maximum the number
of taps the architecture provides. Lastly, ArcJ is only suitable to compute fixed number of
1D DWT decomposition. The architecture does not deliver any performance gain when
it is used to decompose N-dimensional signals. It happens because in multidimensional
transforms, the decomposition is computed one level each for every dimension before the
next decomposition stage is carried out.
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3.2 Lifting-Based Architectures
Contrary to the filter approach, which separates the signal into low and high frequency
components and performs the decimation on both signals afterwards, the second genera-
tion of wavelets reduces the computation by performing the decimation in advance. The
second generation of wavelets, more popular under the name of lifting scheme, was in-
troduced by Sweldens [?]. The basic principle of lifting scheme is to factorize the wavelet
filter into alternating upper and lower triangular 2×2 matrix.
Lifting-based architectures become very popular because of the efficiency these archi-
tectures deliver. As the decimation is performed in advance in the lifting scheme, it can be
expected that lifting-based DWT architectures are twice efficient compared to the filter-
based when dyadic DWT is concerned. Before we discuss in details about the existing
lifting-based DWT architectures, it is important to note that lifting scheme is heavily used
to compute DWT in JPEG2000. In the transform block of JPEG2000, two different wavelet
filters can be applied depending on the compression methods. For lossless compression,
(5,3) filter is used because it is simple and requires no scaling, whereas for lossy compres-
sion, (9,7) filter is used because it can exploit the locality property of the signal, image in
this case, better compared to (5,3) filter.
The polyphase representation of (5,3) decomposition filter can be written as
P(5,3)(z) =
1 14(1 + z)0 1

 1 0− 1
2
(1 + z−1) 1
 (3.1)
and the polyphase representation of (9,7) decomposition filter as
P(9,7)(z) =
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1 1516(1 + z−1)0 1

 1 04
5
(1 + z) 1

1 − 116(1 + z−1)0 1

 1 0− 3
2
(1 + z) 1
 (3.2)
Note that because solving the polyphase representation of a wavelet filter is not unique,
it is possible to have different representations for the same wavelet filter.
From both equations, it is obvious that the prediction and the update functions are
very straightforward. Without loss of generality, the predictor P and the updater U for
these types of filters can be written as
F = c(1 + z±1) (3.3)
with c as a coefficient. We can see that the predictor or the updater consumes only one unit
delay, one adder, and one multiplier. The prediction or the update matrix requires one
additional adder in order to update the odd or even sample. Based on this assumption,
there exist quite a lot of architectures that deal with DWT decomposition and reconstruc-
tion based on lifting scheme representations. This is however not always the case to have
such simple forms for the predictor or the updater, especially for another class of wavelet
filters such as Daubechies, Symlet, and Coiflet wavelet filters. We will discuss more on
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Fig. 3.5: Recursive architecture proposed by Liao [?].
this topic in Chap. 4. Several techniques in arithmetic sharing, register allocations, reduc-
ing switching activities, hybrid architectures, etc. are developed [?, ?, ?, ?, ?, ?, ?, ?, ?, ?] to
optimize the lifting-based DWT for JPEG2000 and to adapt their hardware realizations
efficiently.
3.2.1 Recursive Architecture
Contrary to filter-based approach, there are quite few lifting-based architectures that are
not targeted for JPEG2000 DWT. Therefore, before we come into more recent developed
architectures which are mainly dedicated to compute (5,3) and (9,7) wavelet filters for 2D
image, we discuss one of the lifting-based architectures proposed by Liao et al. [?]. The
architecture is called recursive architecture.
The recursive architecture (RA), depicted in Fig. 3.5, is composed of basic building
circuits such as delay units, MAC, andmultipliers. The MAC unit consists of a multiplier,
an adder, and two shifters. The function of the shifters is to scale the partial results so
that the accuracy can be better preserved. Instead of exploiting periodicity or mirror
extension, RA uses zero padding to simplify the controller. Therefore, except for Haar
wavelet filter, the number of samples increases in every decomposition. The architecture
shown in Fig. 3.5 can calculate three stages of Daub-4 DWT. Multiplexers M1 and M2
select the input data: when select signal S1=0, the RA computes the first-stage DWT;
when S1=1, the RA computes the second and higher stages. Switches S2 and S3 select
the data for computing the second and third stages. The registers in this region store the
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even samples, so that they can be synchronized with the odd samples. The multiplexer
M3 selects the delayed signal for each stage. The remaining registers synchronize the
inputs and the outputs of the MACs. In order to save registers, the delay registers and the
input registers are controlled by different clock signals, whose frequencies are specified
in the figure. If extra storage is not a concern, these registers can also be controlled by the
system clock.
The control signals for the switches in a RA can be deduced from the data flow in a
relatively straightforward manner. The control signal for the low-pass component is the
same as the input switch for the highest stage, and the timing for switch M3 can also
be achieved by adding delays (from E1 to E3). The ideal utilization of this architecture
approaches 87.5%.
The main drawback of this architecture is that it requires different clock sources to
compute higher decomposition level in order to save the registers. The MAC unit utilizes
only one multiplier and one adder. This means that all lifting representations must have
one prediction or update term at maximum, i.e. it must be factored as cz−n. Although
it is possible for a wavelet filter to have such lifting representation, it will contribute to
a longer lifting scheme. More about this topic will be discussed in Chap. 4. In addition
to the limited number of multiplier and adder, RA provides a fixed number of MACs.
Therefore, combined with the previous constraint, only very limited wavelet filters can be
used as the DWT kernel in this architecture. Similar to the previous architectures which
are based on filter banks, the RA can only be designed to perform a fixed number of
decomposition levels, i.e. 3 levels in this case. It is necessary to redesign the architecture
and the scheduling in order to let RA perform higher decomposition levels. Although
the reconstruction via lifting scheme is straightforward, it is obvious that the RA can
only perform DWT decomposition but not reconstruction. This is mainly caused by the
recursive topology this architecture employs, which does not allow the reconstruction to
use the same architecture in an easy manner.
3.2.2 1D Folded Architecture
A folded reconfigurable 1D DWT core is proposed by Lian et al. [?]. It is basically an
improvement of an unfolded architecture proposed in [?] in order to compute both (5,3)
and (9,7) wavelet filters in more efficient way. The architecture is depicted in Fig. 3.6.
The architecture works under the assumption that only single read port andwrite port
memory is available, and only single-phase clock signal is used for the system, data read
form memory (one per cycle), and write back (also one per cycle). In the split phase of
lifting scheme, the data are fed into two shift registers and two samples are read into the
predict stage every other cycles. At the output, two output data are available in every
other cycle and a parallel to serial circuit is also added for the constraints on single write
port memory. That means the input and output data rate of the DWT core are both one
sample per clock cycle.
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Fig. 3.6: 1D folded architecture proposed by Lian [?].
In the (9,7) filter mode, there are two stages of predict and update operations. Data
after the first stage computation are fed back or folded to the input multiplexers for the
second stage computation. The computation of the first stage and the second stage are
interleaved. The hardware utilization is 100%. While in the (5,3) filter mode, no folded
computing is necessary since there is only one stage for lifting-based operation for this
filter. Another difference is that the multiplication in (5,3) filter is in fact only shift-right
operation. More specifically, since the filter coefficients are fixed for JPEG2000, the num-
ber of bits to be shifted right is also a constant and only hardwired shifting with sign
bit extension is necessary. The computation load in (5,3) is much lower than in (9,7).
Also, since no interleaving computation of two stages exists in (5,3) mode, the computa-
tion time in predict and update phase can be equivalently two times of the clock period.
Therefore, the pipeline registers can be bypassed in (5,3) filter mode, with the effect that
the latency is reduced without increasing the clock frequency.
Because the architecture is dedicated for JPEG2000, the filter coefficients are fixed dur-
ing the design. Multiplications can therefore be further optimized. Hardwiredmultipliers
are used instead of real multipliers to achieve amore compact design. The finite-precision
coefficients are chosen to be within reasonable error range, as defined in [?].
To extend the 1D DWT core to compute 2D DWT in JPEG2000, two cases are consid-
ered in this architecture. First case is when a frame memory is necessary and has already
existed before DWT operation. The data of the whole image are assumed to be stored in
thememory. Although 2DDWT can be scheduled to calculate all rows first (horizontal 1D
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DWT), and then all columns (vertical 1D DWT), it is possible to start the Embedded Block
Coding with Optimized Truncation (EBCOT) computation once there is a complete code
block data available. Due to the in-place computing capability of lifting scheme, the orig-
inal samples can be replaced directly by the calculated coefficients. Hence, the original
frame-size memory is enough. The advantage of this implementation is the ease of data
flow control. Due to the interleaving characteristics of the output, i.e. one low-pass sam-
ple followed by one high-pass sample, the interleaving storage arrangement will have
L-H-L-H form. The second case is when a frame memory is not available or not allowed
due to constraint on the cost of the memory size. Then, the concept of line-based DWT [?]
can be adopted. Since EBCOT is not line-based, the height of the line buffer will depend
on the height of the code block. The required buffer size for DWT will be smaller than
the frame memory. However, another memory space for the compressed sub-bitstreams
of every code block is necessary.
Although this architecture puts (5,3) and (9,7) wavelet filters together, its hardware
utilization is actually half of the reported values. The first assumption that this architec-
ture bases, i.e. single memory port, is not optimized in the design. We can obviously see
that the core processes one sample per clock cycle, or better said, two samples per two
clock cycles. We can also see that both multipliers and adders process two inputs per
clock cycle. Knowing this in advance, this architecture does not exploit the time-sharing
property of the multipliers and the adders. Therefore, during half of each cycle, these
arithmetics are in idle state.
3.2.3 Row and Column Processors Architectures
The third and most popular architecture for computing 2D DWT transform for JPEG2000
composes of two processors, one for performing row transforms and the other for column
transforms. Dillen et al. combine line-based architecture for computing (5,3) and (9,7)
wavelet filters [?]. Their architecture is targeted for FPGA where only one read and one
write cycle can be executed at one time in order to keep the routing cost low and the
resource utilization minimum. It means that the two samples are processed every two
clock cycles, similar to the folded architecture described earlier. Andra et al. detail the
VLSI implementation of the combined architecture for row and column processors [?].
Whilst each processor has capability to perform only two lifting steps, they utilize the
column processor to compute the row transforms for the second lifting part of (9,7) filter.
Thus, they can minimize the area. Barua et al. details the use of ASAP scheduling for
the column processor in order to minimize the temporary memory storage [?, ?]. Wu and
Lin further optimize the memory allocation of the combined (5,3) and (9,7) architecture
by rescheduling the memory access, especially for the column transforms [?]. Seo and
Kim detail the VLSI architecture of line-based lifting for motion JPEG2000 [?, ?]. These
architectures inherit similarities, not only in the design of row and column processors, but
also in the complexity. One key point is that by reducing the memory size, the complexity
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to perform the column transforms raises. Several architectures try to relax the complexity
by exercising extra storage, while others offer a minimal memory footprint in trade off
with high and complex interconnect structures.
Instead of discussing all the existing 2D DWT processors that are based on this ar-
chitecture, we detail one of the contributions given in [?]. The architecture calculates the
DWT and IDWT in row-column fashion on a block of data of size. To perform the DWT,
the architecture reads in the block of data, carries out the transform, and outputs the LH,
HL, and HH data at each level of decomposition. The LL data is used for the next level of
decomposition. To perform the IDWT, all the sub-bands from the lowest level are read in.
At the end of the inverse transform, the LL values of the next higher level are obtained.
The transform values of the three subbands (LH, HL, and HH) are read in, and the IDWT
is carried out on the new data set.
The architecture, as shown in Fig. 3.7, consists of a row module (two row processors
RP1 and RP2 along with a register file REG1), a column module (two column processors
CP1, CP2 and a register file REG2), and two memory modules (MEM1, MEM2). As men-
tioned earlier, DWT and IDWT are symmetrical if the lifting scheme is used. Hence, we
discuss all the details in terms of DWT, as an extension to IDWT is straightforward.
In the (5,3) mode, processors RP1 and RP2 read the data from MEM1, perform the
DWT along the rows, and write the data into MEM2. Processor CP1 reads the data from
MEM2, performs the column wise DWT along alternate rows, and writes the HH and LH
subbands intoMEM2 and Ext. MEM. Processor CP2 reads the data fromMEM2, performs
the column-wise DWT along the rows on which the CP1 did not work, and writes LL sub-
band to MEM1 and HL sub-band to Ext. MEM. The data flow is shown in Fig. 3.8.
In the (9,7) mode, there are two passes with transform along one dimension being
calculated in a pass. In the first pass, RP1 and RP2 read in the data from MEM1, execute
the first twomatrix multiplications, andwrite the result intoMEM2. CP1 andCP2 execute
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the next twomatrixmultiplications andwrite results (high-pass and low-pass terms along
the rows) to MEM2. This finishes the transform along rows. In the second pass, the
transform is calculated along columns. At the end of the second pass, CP1 writes HH and
LH sub-bands to Ext. MEM, whereas CP2 writes the LL sub-band to MEM1 and the HL
sub-band to Ext. MEM.
The processor consists of two adders, one multiplier, and one shifter, as depicted in
Fig. 3.9. In order to carry out the scaling step, a shifter is connected to the output of
the RP1 and RP2 processors, and a multiplier/shifter is connected to the output of the
CP1 and CP2 processors. The MEM1 module consists of two banks and MEM2 module
consists of four banks. All the banks have one read and one write port. Further, this ar-
chitecture assumes that two accesses/cycle are possible. The memory banks in theMEM1
module read in the whole block in the beginning during the forward transform and read
in the whole block at the last level during the inverse transform. Therefore, the size of the
memory banks in the MEM1 module is N×N/2 each and the size of memory banks in the
MEM2 module is N each.
The scheduling for both (5,3) and (9,7) filters is generated by hand and it is later fixed
during the design. This means that even though the architecture can compute DWT
with two or four lifting steps, we cannot easily change the lifting coefficients without
rescheduling. Therefore, this architecture can only perform DWTs with the wavelet filters
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assigned during the design time. Because the memory modules are tightly coupled with
the processors, it is not easy to extend the architecture to perform higher dimensional
DWTs.
3.3 Architectures for Computing Discrete Wavelet Packet
Contrary to the DWT, most of the Discrete Wavelet Packet (DWP) computings are based
on software and used to develop better algorithms for specific applications. Yang and Xu
develop an image coding algorithm based on a rate-distortion optimized wavelet packet
subbands in order to replace the zerotree quantization methods which are not suitable
for DWP [?]. Carnero and Drygajlo use wavelet packet for perceptual speech coding
and enhancement [?]. Image denoising algorithm via best wavelet packet base using
Wiener cost function is develop by Shui et al. [?]. Wavelet packet basis expansion is also
used to identify a time-varying nonlinear system [?]. Image fusion algorithm based on
wavelet packet is developed targeting parallel computing platform [?] to achieve real-
time constraint.
The developed hardware realizations of the DWP are mainly based on filter banks
approach [?, ?, ?], which are similar to the DWT architectures discussed at the beginning
of this chapter. Nonetheless, few lifting-based architectures exist. A folded parallel ar-
chitecture for lifting-based DWP is presented by Arguello [?]. It consists of a group of
PEs operating in parallel on the data prestored in a memory bank. Aroutchelvame and
Raahemifar [?] develop an architecture using a single PE to perform one level of DWP
at a time. The main drawbacks of these architectures are that they all use on-chip mem-
ory to store the intermediate coefficients and involve intense memory access during the
computation, which consume large silicon area and lead to significant power dissipation.
Paya et al. [?] present a recursive pyramid algorithm (RPA)-based folded architecture for
computing lifting-based multilevel DWP without any on-chip memory access. However,
the scheduling and control complexity is high, which also introduce large numbers of
switches, multiplexers and control signals. The architecture is not regular and need to be
modified for different number of level of DWP computation.
Double-path delay commutator (DDC) achitecture to compute DWP is proposed by
Wang and Gan [?]. Fig. 3.10 depicts the scheme of this architecture. The principle is simi-
lar to the 1D folded architecture for JPEG2000 [?]. At each level in the DDC architecture,
multiple groups of butterfly operations are mapped on one Daub-4 filter. Contrary to the
rest of the lifting steps, the first lifting update of Daub-4, i.e. d(1)(k), requires two even
samples. Thus, 2 PEs are required to compute this function. The architecture has only
50% utilization, or in other words, it can accept only one input per clock cycle. That
is why the delay registers, depicted as nD in the figure, are two-level depth. Because
this architecture can only compute one decomposition level, another group of butterfly
operations is required in order to compute the second decomposition level, and so on.
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We can directly see that this architecture is suitable for computing Daub-4 filter. If
different filters are used, the architecture and its interconnects need to be redesigned. Be-
cause of the constrained butterfly operations, different wavelet filters cannot be easily
used, even they have the same lifting length as Daub-4. Additionally, DDC architecture
exploits zero-padding in order to compute the transform in the boundary regions. This
approach increases the sample size during each transform in order to make it reversible.
If we apply this rule to the DWP where all existing bands need to be decomposed, the
resulting size of the final transform will increase significantly. Finally, because of lack of
the memory, DDC architecture considers only data stream as inputs. It does not have
any memory interface to control how the samples are fed and stored, which are the main
issues in DWP. Therefore, although DDC architecture is capable of computing DWP, ba-
sically, it is only stream PEs for computing DWT.
3.4 Concluding Remarks
We have discussed several hardware architectures to compute wavelet transforms. Two
different approaches were detailed, i.e. the traditional approaches using filter banks and
the more recent and efficient approaches using lifting schemes. Several architectures are
designed to compute wavelet transform using specific wavelet filter and the others can be
tailored during the design-time to adapt with different wavelet filter. Some architectures
extend the flexibility to exercise the wavelet filter chosen during run-time. Nevertheless,
these architectures offer very limited supports regarding the wavelet filters used during
the transforms. Therefore, only a small number of wavelet filters can be used. Most archi-
tectures have capability to perform DWT decomposition as well as DWT reconstruction.
Nonetheless, there exist quite few architectures that are able to compute DWP and in our
knowledge, we do not find any architecture that combines both DWT and DWP decom-
position and reconstruction into one design.
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This chapter details the architecture of our proposed wavelet processors. In order to
provide a generalized architecture to compute DWT decomposition and reconstruction,
as well as DWP decomposition and reconstruction with various wavelet filters, we ex-
amine the requirement to build such structure by developing an algorithm that maps
the computations of wavelet transform efficiently. The algorithm is detailed in Sec. 4.1.
Sec. 4.2 continues the discussion by applying the algorithm to the lifting scheme. Addi-
tionally, the technique to support both DWT and DWP is also covered. Design analysis
of wavelet processors is described in Sec. 4.3. Four different wavelet processors are de-
veloped. Based on their arithmetics, these processors are divided into two categories,
i.e. fixed-point and floating-point wavelet processors. On each category, two different
architectures are developed. Resource-aware architecture exploits the time-sharing prop-
erties of the arithmetic cores in order to reduce the chip area and has a processing speed
of f/2. High-performance architecture uses dedicated arithmetic cores to increase the
performance and has a processing speed of f . The main components of the wavelet pro-
cessors, i.e. the processing elements, are detailed in Sec. 4.4 and Sec. 4.5. Sec. 4.6 and
Sec. 4.7 cover the common components that build up the processors. The details of the
transform process of 1D and N-dimensional signals are discussed in Sec. 4.8. The discus-
sion covers also the transform process of DWPs and an optimization technique to reduce
the computation time.
4.1 Algorithm and Application Mapping
The principle of lifting scheme is to factorize the wavelet filter into alternating upper
and lower triangular 2×2 matrix, which correspond to the dual and primal lifting steps.
Daubechies and Sweldens have shown that the polyphase representation can always be
factored into lifting steps by using the Euclidean algorithm to find the greatest common
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divisors [?, ?]. Thus the polyphase representation becomes:
P(z) =
K 00 1/K
 M∏
i=1
1 ui(z)0 1

 1 0pi(z) 1
 (4.1)
where pi(z) and ui(z) are the Laurent polynomials and K is the normalization factor. The
Euclidean algorithm to find the greatest common divisors is used to solve both polyno-
mials pi(z) and ui(z). Because an efficient hardware realization is strictly dependent on the
degree of both Laurent polynomials, our goal is to develop an algorithm that restricts the
resulting degree of these polynomials.
Given an analysis FIR low-pass filter H˜(z), we can rewrite it by separating the even
and odd powers, i.e.
H˜(z) = H˜e(z
2) + z−1H˜o(z2) (4.2)
Applying these powers as the initial values for a0(z) and b0(z), i.e.
a0(z) = H˜e(z
2) (4.3)
b0(z) = z
−1H˜o(z2) (4.4)
we have
q0(z) = a0(z) / b0(z) (4.5)
r0(z) = a0(z) % b0(z) (4.6)
as the first quotient and remainder of both polynomials such that
a0(z) = b0(z)q0(z) + r0(z) (4.7)
The next iteration continues by setting
an+1(z) = bn(z) (4.8)
bn+1(z) = rn(z) (4.9)
with n ∈ N and by computing the next quotient and the remainder of the new assigned
polynomials,
qn(z) = an(z) / bn(z) (4.10)
rn(z) = an(z) % bn(z) (4.11)
until rN(z) = 0 is reached.
We develop an algorithm that can find solutions for pn(z) and qn(z) in an efficient man-
ner. We drop the subscript to ease the naming. Given two Laurent polynomials a(z) and
b(z),
a(z) =
kr∑
k=kℓ
a[k]zk (4.12)
b(z) =
ℓr∑
ℓ=ℓℓ
b[ℓ]zℓ (4.13)
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The algorithm starts by matching the lowest degree, i.e.
c1 =
a[kℓ]
b[ℓℓ]
(4.14)
Thus, we have
q(z) = c1z
kℓ−ℓℓ (4.15)
r(z) = a(z) − q(z)b(z)
= a(z) − c1zkℓ−ℓℓb(z) (4.16)
Because we match the lowest degree of a(z), the resulting remainder r(z) will have at
most one degree less compared to the Laurent polynomial a(z). This approach however
contributes to a higher number of iterations, which also leads to a higher number of pre-
diction or update steps. By matching the second term of the Laurent polynomials addi-
tionally, it is possible to reduce the number of resulting quotients. Nevertheless, matching
only the next term on the queue of the Laurent polynomial a(z), i.e. a[kℓ + 1]z
kℓ+1, might
not always be an optimal solution in respect to the magnitude of the resulting coefficient
c2. We will go back with some examples to show the problem that might come by match-
ing only the next term on the queue later. To overcome this issue, we extend the second
matching algorithm by looking also other possible solutions by matching the next higher
terms. Thus, we have several options as solutions, i.e.
ci2 =
a[kℓ + i] − c1b[ℓℓ + i]
b[ℓℓ]
, i = 1, 2, · · · , I (4.17)
and the resulting quotient q(z) becomes
q(z) = c1z
kℓ−ℓℓ + ci2z
kℓ−ℓℓ+i (4.18)
Finding the best solution ci
2
for the quotient q(z) can be quite challenging. Therefore we
need to define some conditions that need to be satisfied by the best among possible solu-
tions.
• Having two factors in quotient q(z), i.e. c1 , 0 and c
i
2 , 0, is desired in order to
reduce the degree of the resulting remainder r(z) instead of having only one non-
zero term, i.e. c1 , 0 and c
i
2
= 0.
• The first on the queue solution, i.e. c12, is desired becausewe canmatch and eliminate
the first two terms of the Laurent polynomial a(z) directly, whichmakes the resulting
remainder to have Laurent polynomial degree two less compared to a(z).
• Nearest to one coefficient, i.e. ci2 ≈ 1 is desired to avoid the underflow and over-
flow by the arithmetic operations, which can lead to the quality degradation of the
transformed signal.
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Keeping these constraints inmind, we choose the best solution by sorting the solutions
first. Two stage sorts are used to differentiate the cases. The end goal is to select quotient
q(z) that consists of two non-zero coefficients if possible and these coefficients do not have
very small or very large magnitudes which can lead to numerically unstable solutions.
for i = 1 to I − 1 do
for j = i + 1 to I do
% Basic sorting
if both ci2 and c
j
2
are zero then
Do not swap
else if ci
2
is zero and c
j
2
is near one then
Swap solutions
else if c
j
2
is zero then
Do not swap
else
Perform extended sorting
end if
% Extended sorting
if extended sorting is requested then
% Distance is defined as the degree of the resulting quotient
if Distance i < Distance j then
% Lower distance has priority.
% Therefore, swap is only necessary if c
j
2
provides much better solution
if c
j
2
≈ 1 compared to ci2 then
Swap solutions
end if
else
if (ci
2
< min threshold and c
j
2
≈ 1) or (ci
2
> max threshold and c
j
2
≈ 1) then
Swap solutions
end if
end if
end if
end for
end for
The output of this solution sorting algorithm is the sorted and best-suited solutions.
Using the first sorted solution, we can automate the iterative finding of resulting quotients
qn(z). To give a better insight about how this algorithmworks, let us take Daub-12wavelet
filter as an example. Compactly supported wavelets that generate orthonormal bases
constructed by Daubechies in [?] is defined as
Nm0(ξ) =
1√
2
2N−1∑
n=0
Nhne
− jnξ (4.19)
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Tab. 4.1: The filter coefficients of Daub-12 for the compactly supported wavelet.
n Nhn
0 -0.00107730108500
1 0.00477725751101
2 0.00055384220099
3 -0.03158203931803
4 0.02752286553002
5 0.09750160558708
6 -0.12976686756710
7 -0.22626469396517
8 0.31525035170924
9 0.75113390802158
10 0.49462389039839
11 0.11154074335008
and for N = 6, the filter coefficients are summarized in Tab. 4.1. Note that these coeffi-
cients are normalized so that
∑
nNhn =
√
2.
Splitting the even and odd powers and use them as initial values for a0 and b0 gives
a0(z) = 0.4946z
−5
+ 0.3153z−4 − 0.1298z−3 + 0.0275z−2 + 0.0006z−1 − 0.0011 (4.20)
b0(z) = 0.1115z
−5
+ 0.7511z−4 − 0.2263z−3 + 0.0975z−2 − 0.0316z−1 + 0.0048 (4.21)
Using the algorithm described earlier, we can constraint the finding of the greatest com-
mon divisor by looking only at the closest terms. This leads to
q0(z) = 4.434468z
0 − 27.036122z1
q1(z) = 0.005266z
−2
+ 0.037084z−1
q2(z) = 21647.782504z
0
+ 12217.761781z1
q3(z) = 0.000118z
−2 − 0.000055z−1
Note that q2(z) and q3(z) may lead to the instability during the computation. To over-
come the higher dynamic coefficient ranges, we can relax the algorithm to search also the
solution on the next closest terms, which gives us
q0(z) = 4.434468z
0
+ 7.832086z2
q1(z) = −0.028679z−1 − 0.156193z0
q2(z) = 4.011680z
−1
+ 6.380297z0
q3(z) = 79.577955z
−1 − 9.252550z0
q4(z) = 0.082265z
−1
+ 0.014983z0
q5(z) = −425.866957z−1 − 20.234690z1
q6(z) = 0.006740z
0
+ 0.000527z1
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This solution contributes to a longer lifting scheme because at some iteration steps, we
match the next closest terms (e.g. solving q0 and q5), which only decreases the degree of
the resulting remainder by one. Nevertheless, this solution reduces the dynamic coeffi-
cient range on the quotients, therefore numerical stable solutions can be achievedwithout
sacrificing the resolution.
There exist different algorithms to compute the Eucledian distance by using the great-
est common divisor algorithm. As an example, we can also match the highest terms
instead of the lowest ones. The main goal of the algorithm that we develop is to show
that the wavelet filters can be factorized into smaller lifting steps that consist of only two
terms each. This is a very important issue when we come to the hardware realization
of the wavelet transforms. Additionally, matching only two terms on each iteration is
relatively straightforward compared to matching with more that two terms. Also, only
very limited wavelet filters can be matched with higher terms, as it is the case of several
biorthogonal wavelet filters. Nonetheless, these wavelet filters can also be factored into
lifting steps that comprise of two terms at maximum.
One final remark regarding the factorization algorithm. We stated that the main pur-
pose of this algorithm is to provide interface to the hardware realization of the wavelet
transforms. In order to establish a flexible architecture for wavelet processor that can per-
form various wavelet transforms using different classes of wavelet filters, it is necessary
to investigate at the beginning the possible constraints and also solutions that are both
easy to manage and consume less chip area. Therefore, the algorithm described earlier
might not deliver an optimal solution for some wavelet filters, that is, the resulting co-
efficients might have high dynamic ranges. One solution for example, it might also be
required to investigate the resulting remainder on each iteration and not only the result-
ing quotient in order to optimize the better coefficients selection. This is however out of
the scope of our discussion.
4.2 Observation on the Algorithm for DiscreteWavelet De-
composition and Reconstruction
4.2.1 Observation on the Lifting Scheme
Rewriting the polyphase representation of the lifting scheme using naming convention
for MRA, S j−1(z)D j−1(z)
 = P(z)
Se, j(z)So, j(z)
 (4.22)
where P(z) is the polyphasematrix, se, j(t) = s j(2t) and so, j(t) = s j(2t−1), s j(t) ∈ Vj. s j−1 ∈ Vj−1
represents the lower resolution, the average, of the MRA space of the signal s j(t), which
is the resulting low-pass signal of the original function s j(t). d j−1(t) ∈ Wj−1 represents the
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details that are extracted from the signal s j(t), which is the resulting high-pass signal of
the original function s j(t).
The polyphase matrix P(z) is given by
P(z) = K
M∏
i=1
Ui(z)Pi(z) (4.23)
with the normalization factor K defined as
K =
K 00 1/K
 (4.24)
and Pi(z) and Qi(z) as
Pi(z) =
 1 0bi(z) 1
 (4.25)
Ui(z) =
1 ai(z)0 1
 (4.26)
The 2×2 matrices Pi(z) and Ui(z) correspond to the prediction and update steps of the
lifting scheme. It is obvious that the prediction and the update occur alternately in the
discrete wavelet decomposition based on lifting scheme representation.
Fig. 4.1 shows the block diagram to perform discrete wavelet decomposition with lift-
ing scheme. The lifting-based discrete wavelet decomposition splits the signal into even
and odd parts at the first stage. The split signals are processed by an alternating series of
predictors and updaters, whereas on some wavelet filters, an updater may come before a
predictor. On the final stage, the multiplication with the normalization factor takes place
in order to conserve the energy. The predictors Pi(z) and the updaters Ui(z) correspond
to the Laurent polynomials bi(z) and ai(z) of the alternating triangular matrices Pi(z) and
Ui(z). The dash boxes in the figure represent an atom function of the lifting scheme. Each
atom function corresponds to a matrix multiplication either with a prediction matrix Pi(z)
or an update matrix Ui(z). The atom function of a predictor first predicts the odd samples
from the even samples. Because the prediction is not perfect, one can expect errors on
the prediction. Thus, instead of outputting the redundant odd samples, one can com-
pute the errors and output them instead. Furthermore, because the predictor does not
alter the even samples, the atom function of an updater actualizes the even samples with
the values computed by the update block whose input comes from the predictor. This
mechanism is repeated until it reaches the normalization stage. The amount of the atom
functions depends on the wavelet filter used as the kernel to compute the DWT and on
the factorization of the wavelet filter into its lifting scheme representation.
The reconstruction of DWT, as depicted in Fig. 4.2, performs exactly everything back-
wards. It starts with the multiplication with normalization factor, continues with a series
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s j(n) s j−1(n)
d j−1(n)
z−1
↓ 2
↓ 2
P1(z) U1(z) P2(z) U2(z) Pn(z) Un(z)
K
1/K
Fig. 4.1: Lifting scheme of discrete wavelet decomposition.
s j(n)s j−1(n)
d j−1(n)
z−1
↑ 2
↑ 2
−P1(z)−U1(z)−P2(z)−U2(z)−Pn(z)−Un(z)
K
1/K
Fig. 4.2: Lifting scheme of discrete wavelet reconstruction.
of updaters and predictors, and finishes with the merging of the outputs. One of the ad-
vantages of using lifting scheme to compute the DWT is that it is very simple to construct
the reconstruction matrices. We only need to exchange the sign of both predictors Pi(z)
and updaters Ui(z).
Another advantage of the lifting scheme, as we can notice from Fig. 4.1 and Fig. 4.2,
is that each prediction or update atom function depends only on the atom function lo-
cated directly before it, or for the atom function located at first, it depends on the inputs
directly. It means that it is not necessary to compute the whole chain of the lifting scheme
all in one in order to decompose or reconstruct the signal. Instead, we can split the com-
putation into several smaller steps, store the temporary results, and perform the next part
of the lifting scheme. This type of mechanism is called in-place computation. This feature
becomes very important and also useful in the hardware realization when the cost of the
hardware needs to be minimized. We exploit the in-place computation in our design so
that wavelet decompositions and also reconstructions that involve higher order wavelet
filters, which contribute to longer lifting steps, can also be performed by still maintaining
low hardware cost. Fig. 4.3 depicts the case. Here, group of atom functions Am(z), rep-
resented with the dashed boxes, consist of several prediction and update atom functions
Pn(z) and Un(z). The in-place computation results are stored in the temporary memory.
Therefore, we are able to perform the wavelet decomposition group-wise.
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Fig. 4.3: Discrete wavelet decomposition that exercises longer wavelet filter.
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Since an atom function of a predictor and an atom function of an updater perform
a similar computation (see Eq. (4.25) and Eq. (4.26)), the hardware architecture for both
functions is exactly the same. Taking this into account, we propose novel wavelet pro-
cessors which are based on N processing elements to cope with N lifting steps. As previ-
ously discussed, due to the nature of the lifting scheme, wavelet filters that have longer
lifting scheme representations can easily be broken down into smaller lifting steps that
the processor can compute (i.e. N lifting steps each). This means that the processor that
implementsN processing elements is not limited to performing the wavelet transform up
to N lifting steps only.
The core behind our proposed architecture is the processing element (PE), which per-
forms the atomic prediction or update. To maximize the performance, the PE utilizes the
parallelism by using a pipeline mechanism to guarantee the outputs to be available in ev-
ery clock cycle. Additionally, we also exploit the hardware cost optimization by making
the PE to be time-shared in some designs. This approach reduces the required number of
multipliers and the adders on the PE by half in exchange of the performance.
As the lifting scheme breaks a wavelet filter into smaller predictions and updates, the
resulting predictor and updater can be limited to have a maximum Laurent polynomial
degree of one. Nevertheless, the predictor or the updater of higher order wavelet filters
may have the higher factors as well. Recall the discussion on finding the optimal quotient.
From Eq. (4.18), without loss of generality, we can formulate the predictor or the updater
polynomial as:
c(z) = c1z
−p
+ c2z
−q (4.27)
with c1 and c2 as the polynomial constants and |p − q| ≤ N, N ∈ N. This implies that on
each stage (either as a predictor or an updater), the PEwould perform twomultiplications
and two additions. As an example, the first predict and update steps of Daub-2 can be
written as: s(1)d
 =
1
√
3
0 1

sd

=
s + d ·
√
3
d
 (4.28)s(1)d(1)
 =
 1 0− √3
4
+
2−
√
3
4
z−1 1

s(1)d

=
 s(1)
d + s(1) · −
√
3
4
+ s(1) · 2−
√
3
4
z−1
 (4.29)
which perform one multiplication and one addition in order to solve s(1) (as shown at the
top resulting term in Eq. (4.28)) and two multiplications and two additions to solve d(1)
(as shown at the bottom resulting term in Eq. (4.29)). The naming convention, as used
in many textbooks, is depicted in Fig. 4.4 to describe each lifting step in an easy manner.
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z−1
↓ 2
↓ 2
P1(z) U1(z) P2(z) U2(z) Pn(z) Un(z)
K
1/K
Fig. 4.4: Step by step discrete wavelet decomposition.
Fig. 4.5: Lattice structure lifting steps of Daubechies-2 wavelet filter.
The term s j is used instead of s j(t) for the sake of simplicity. s j represents the input signal.
This signal is split into even and odd components, namely s and d. The first prediction
step predicts the odd samples d from the input samples s, resulting d(1). The first update
step updates the even samples s from the first prediction result d(1), resulting s(1), and so
on. On some liftings, the update may come first before the prediction, as it is the case of
the Daub-2 wavelet.
Another representation to describe the data dependencies in lifting schemes is realized
by using its lattice structure. Fig. 4.5 and Fig. 4.6 illustrate the simple lattice structure of
Daub-2 and the slightly complex Coiflet-2 lifting-based DWT which are derived from the
lifting equations. Here the structured computations which are performed on each stage
(either as a predictor or an updater) along with the data dependencies from the previous
stages can easily be deduced. Black dots and white dots on the top represent the even and
the odd signals whereas the dots in the middle represent the in-place prediction (white)
and update (black). The dash-dot line and the triangle represent the multiplication with
lifting coefficient and normalization factor respectively. Daub-2 wavelet filter shows its
regularity. Coiflet-2 is well-structured on the upper part, whereas on the lower part the
predict and update computations require delayed samples (z−1 and z−2) and future sam-
ples (z1 and z2).
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Fig. 4.6: Lattice structure of lifting steps of Coiflet-2 wavelet filter.
4.2.2 Wavelet Transform and Wavelet Packet
DWT is amultiresolution signal analysis. In the traditional DWTs, only the low-pass com-
ponent is used on the next transform to generate octave-spaced frequency bands of the
multiresolution representation of the corresponding signal. In discrete wavelet packets
(DWP), both low-pass and high-pass components are analyzed, resulting equally spaced
frequency bands. Fig. 4.7 and Fig. 4.8 depict both schemes. Note that the illustration
uses wavelet transforms based on filter banks approach instead of lifting scheme in or-
der to ease understanding the concept for both schemes. It is obvious that DWT requires
less computation time compared to DWP, because at each level, the number of samples
is decreased by two. Also, the controller that controls the processor to perform DWT de-
composition and their reconstruction is straightforward, while the controller to perform
DWPdecomposition and reconstruction is more complicated due to the fact that the num-
ber of frequency bands that need to be processed increases two folds at each transform.
As an example, performing four levels wavelet packet on a signal leads to 16 frequency
bands whereas performing four levels wavelet transform generates 5 frequency bands.
Not only is the challenge on the controller, the major issue in DWP is that the result-
ing high-pass components are much smaller than the low-pass components in normal
circumstances. Thus performing multi-level DWP using integer arithmetics would make
these high-pass components go to zero, which lead to lower achievable signal-to-noise ra-
tio (SNR) values, if it is not carefully performed. Additionally, the challenge in computing
the N-dimensional DWP transforms is higher than the N-dimensional DWP transforms
because the processing bands increase exponentially.
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Fig. 4.7: Wavelet transforms using filter banks.
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Fig. 4.8: Wavelet packets using filter banks.
Albeit DWT and DWP transforms are different, they inherit similarity. From both fig-
ures, it is obvious that each frequency component is decomposed into two components
for both cases. We examine this similarity to create a generalized architecture that has a
capability to perform DWT decomposition and reconstruction, as well as DWP decompo-
sition and reconstruction.
4.3 Design Analysis
The challenges in providing a generalized architecture for wavelet transforms lie not only
on the different types of wavelet filters that can be used on the transforms, but also on
the types of the transforms that can be supported, i.e. DWT and/or DWP. In contrary to
the hardware realization of the Fourier transform, the number of samples that are used
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on wavelet transforms varies on application to application. Therefore, to cover the broad
range of applications, we do not limit ourselves to have a fixed memory size. Instead,
we let the designers or the applications to choose the size of the memory that can be
integrated into our wavelet processor.
In addition to that, some applications require very tight timing constraint in their DSP
block and some of them do not. It is well known that hardware cost in term of chip area
can be treaded with the delivered performance. We also take into account this philoso-
phy by providing two types of PE architectures, namely resource-aware PEs that utilize
time-sharing feature in order to reduce the hardware cost and high-performance PEs that
are dedicated for high-performance computing. Furthermore, we also design two differ-
ent arithmetic cores that can be selected by the designers. Fixed-point arithmetics offer
several advantages where they can be realized in hardware with less chip area. The draw-
back is that these arithmetics are not flexible. One needs to find the best fixed-point rep-
resentation for his application. In case of wavelet transforms, the representation can vary
on filter to filter. Therefore, certain tolerances must be taken into account by providing
the worst-case in the fixed-point arithmetics. In contrary, the floating-point arithmetics
offer greater flexibility. The designers do not need to care too much about the rollover
results introduced by the fixed-point arithmetics, and the number representation is man-
aged in more fashioned way. Of course all of these features do not come for free. Chip
area required for floating-point arithmetics is larger than the fixed-point arithmetics and
the floating-point arithmetics are more complex in term of their hardware realization.
To cover the above mentioned issues, we propose four types of wavelet processors
that are based on the PE that performs the atom function of a prediction or an update. We
maintain the same interface definition on the PEs to cope with different number represen-
tations, and also different types of demands. Based on the arithmetic cores, we develop
two classes of wavelet processors, i.e. fixed-point and floating-point wavelet processors.
In each class, two different architectures are developed, i.e. resource-aware architecture
that utilizes the time-sharing property of the arithmetic cores and has processing speed of
f/2 and high-performance architecture that uses dedicated arithmetic cores to boost the
performance of the processor and has processing speed of f .
4.4 Fixed-Point based PE
This section describes two different architectures of the PEs that are based on fixed-point
arithmetics. The resource-aware PEs utilize one multiplier and one adder in order to
perform the atom function, where these arithmetic units are time-shared to reduce the
chip size. Additionally, the high-performance PE which is based on the same fixed-point
arithmetics will be detail as well.
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Fig. 4.9: Block diagram of the resource-aware fixed-point PE with one multiplier and one adder.
4.4.1 Resource-aware Fixed-Point PE
Taking into account that multipliers are expensive in term of area and the PE receives
two samples (even and odd samples) at once, we have decided to lower the input rate
by half. From the performance point of view, the processing rate of the PE will be equal
to the processor speed and no longer twice as fast. This also implies that the bottleneck
issues on the input and output ports of the PE with the memory will not occur. From
the hardware implementation point of view, the PE requires only one multiplier and one
adder. This optimization, as detailed later, is accomplished by multiplexing the operands
of the multiplier inputs (the multiplier and the multiplicand) and by feeding the adder
result back via the multiplexer.
4.4.1.1 Processing Element
Fig. 4.9 depicts the proposed PE that utilizes one multiplier and one adder [?, ?, ?]. The
PE has two selectors S1 and S2 to choose the prediction or the update samples that cor-
respond to the factors p and q from the Laurent polynomial, resulting two samples m1
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and m2. Two constants c1 and c2 which represent the filter coefficients, are defined and
configured by the controller. By delaying the actual samples, selector S3 controls the pre-
diction or the update that requires future samples. Selector S4 is a bypass selector which
can be used to bypass the PE. Because lifting steps of the higher order wavelet filters may
require distance prediction or update samples, the maximum depth of the unit delay z−m,
that determines the maximum delay level, can be freely chosen during the design. The
implementation of these unit delays on both port are realized by the configurable FIFO.
A FIFO with one-port read interface is needed on port bwhile a FIFO with two-port read
interface is required on port a.
The PE is designed to be a synchronous streaming processing unit in a way that it
receives both inputs at the same time, and with some latency, it provides both outputs at
the same time. This technique simplifies the design when multiple PE are involved. In
other word, the PE is an exact copy of an atom function described earlier.
We use a different naming convention here in Fig. 4.9 for input ports a and b, and
output ports a′ and b′, rather than s and d. This is done because the PE can function
itself as a prediction atom function or as an update atom function. Thus the terms a, b,
a′, and b′ will interchange themselves based on their function. While the left side of the
figure basically consists of configurable and fixed delay units, i.e. a′ = a, the prediction
atom function or the update atom function is processed on the right side of the figure, i.e.
b′ = b−P(a) or b′ = b+U (a), depends on the function of the PE. Actually, the subtraction
on the atom function of a prediction can be replaced by the addition, and the minus sign
is distributed in the prediction itself.
Fig. 4.10 details the MAC (Multiply-and-Accumulate) unit which is implemented in-
side the PE. Both multiplier unit and adder unit require only one clock cycle to perform
their function. c1 and c2 correspond to the Laurent polynomial constants, whereasm1 and
m2 correspond to the outputs of the samples that are selected by S1 and S2. The multi-
plexer for m1 and m2 as a matter of fact does not exist and is drawn here only to illustrate
the MAC process. A shifter is utilized as a replacement of the more expensive divider.
The PE is divided into 3 blocks. The first block organizes the input samples from both
channels. Organization of both input samples are implemented by using two FIFOs. The
depth of the FIFO is determined during the design time. Left FIFO is used to store pre-
diction/update samples A and right FIFO is used to store reference sample B. The second
block chooses the inputs of the multiplier and performs the multiplication. As mentioned
earlier, the PE utilizes only one multiplier which is time-shared in order to perform two
multiplications. The first clock cycle performs the first multiplication (i.e. c1m1) and the
second cycle performs the second multiplication (i.e. c2m2). The third block performs
the summation between the reference sample and the prediction/update values. Similar
technique is applied here in order to utilize only one adder. As shown in Fig. 4.10, the
first addition cycle performs
o′ = b + 2−R(c1m1) (4.30)
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Fig. 4.10: Multiply-And-Accumulate unit.
and the second addition cycle adds-up the first one with 2−R(c2m2), i.e.
b′ = o′ + 2−R(c2m2)
= b + 2−R(c1m1 + c2m2) (4.31)
Whilst the input data are integer, the shifter performs the division on the multiplication
result with 2R where R can be freely chosen.
Taking into account that the lifting step coefficients are not integers, a constant shifter
is implemented inside the multiplier as a replacement of an expensive divider to perform
the fixed-point multiplication. To improve the accuracy, the result of the multiplication
is rounded. Because the normal rounding will consume more logic, the rounding is per-
formed in-place by the adder. The multiplier outputs one bit after the least significant bit
as the fraction bit, and the adder will use this fraction bit as the carry input. This tech-
nique not only saves the logic consumption, but also delivers higher performance in term
of speed compared to the normal rounding.
Two 1-level FIFOs (First In First Out) are implemented to deal with the multiplier
delay and a 2-level FIFO is implemented to compensate the delay which is introduced
by the adder. Therefore, both outputs of the atom function are synchronized. This is a
very important issue because the PE will be chained with another PE. Thus, by having
synchronized outputs, each PE can be treated independently.
One remark from Fig. 4.9 is that three multiplexers which control the inputs and also
the adder do not have selectors drawn explicitly. This does not mean that these multi-
plexers do not have selector. Because the PE is designed to be simple, in the way that no
finite state machine should be required to control the PE, the selectors do in fact exist to
control the data flows. Nonetheless, the selector logic is always synchronized with the
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Mux
Fig. 4.11: Timing diagram of the multiplexer selectors related to the input samples.
input. Fig. 4.11 illustrates the behaviour of the multiplexer selector. Note that because
the multiplier and the adder are time-shared, the PE can process the incoming samples
as high as two clock cycles. That is why the data enable signal is not always one. This
mechanism simplifies the controller of the PE.
4.4.1.2 Normalization
The multiplication with the normalization factor can take place at the end of the trans-
form in case of discrete wavelet decomposition or at the beginning of the transform in
case of discrete wavelet reconstruction. As a result, two special processing elements to
handle this function are required. Although the normalization step is different compared
to the prediction or the update step in a manner that both inputs a and b are multiplied
with constants K and 1/K respectively, we know certainly that two multiplications take
place. To perform this normalization step, we extend the functionality of the PEs located
on the top and on the bottom of the proposed wavelet processor instead of implementing
a dedicated normalizer unit. Three additional multiplexers are needed to add the nor-
malization factor unit into the PE. Fig. 4.12 shows the PE that is used on the top and on
the bottom of the proposed architecture. By enabling S5 and setting S1 and S3 to zero,
two inputs of the multiplexer before the multiplier correspond to the actual samples a
and b (with the normalization factors K = c1 and 1/K = c2). The first multiplication prod-
uct passes through the multiplexer and the 1-level FIFO resulting a′ = Ka (the left side).
The second multiplication product passes through the multiplexer resulting b′ = b/K (the
right side). After the first normalization (i.e. a′ = Ka) takes place, instead of adding a
1-level FIFO on the right output port, the 2-level FIFO is split into two 1-level FIFOs to
make both outputs synchronized and to minimize the latency.
4.4.2 High-Performance Fixed-Point PE
In addition to the design of the resource-aware PE that utilizes only one multiplier and
one adder, we also develop a PE that satisfies the high-speed signal processing demand.
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Fig. 4.12: Block diagram of the resource-aware fixed-point PE which is located on the top and on
the bottom of wavelet processor.
Nevertheless, we want to maintain the same PE interface as before. In doing so, we do
not only simplify the design of the wavelet processor, but we also deliver flexibility on
the design itself. As a result, a type of PE can easily be replaced with another type of PE.
4.4.2.1 Processing Element
Fig. 4.13 depicts the proposed PE that employs twomultipliers and two adders to increase
the throughput [?]. The high-performance PE has a pipeline-based architecture in order
to maximize the performance. Similar to the resource-aware PE, this PE has two selectors
S1 and S2 to choose the prediction or the update samples that correspond to the factors
p and q from the Laurent polynomial. Two constants c1 and c2 that represent the filter
coefficients are defined and configured by the controller. Selector S3 has also the same
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Fig. 4.13: Block diagram of the high-performance fixed-point PE with two multipliers and two
adders.
function. By delaying the actual samples, selector S3 controls the prediction or the update
that requires future samples. Selector S4 is a bypass selector. From the input and output
interfaces, and also the configuration interface, this PE has the same interfaces as the PE
that uses only one multiplier and one adder. This is an important design issue of the
other components to have a common interface among the PEs. Thus, it simplifies the
dependencies on the rest of the components that build up the processor.
The high-performance PE is divided into 3 blocks. The first block organizes the input
samples from both channels. The second block performs the multiplication on the sam-
ples that are selected by S1 and S2 with the constants c1 and c2. Two 1-level FIFOs on
both input samples are implemented to compensate the multiplier delay. The last block
performs the additions of three values. One 2-level FIFO is implemented to compensate
the delay introduced by two adders.
Two significant differences compared to the resource-aware PE can be noticed. This PE
requires less multiplexers. The only required multiplexers are the multiplexers that are
located at the bottom to bypass the functionality of the PE. Another difference is that this
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PE requires additional one-port FIFO along with two-port FIFO used load the samples
m1 and m2 selected by the selector S1 and S2. We have examined that introducing an
additional one-port FIFO is more efficient compared to utilizing three-port FIFO to store
the samples. Furthermore, no multiplexer selector logic is required here.
4.4.2.2 Normalization
The design of the high-performance PE that can also compute the normalization of the
lifting scheme is similar to the one found in the resource-aware PE. Three additional mul-
tiplexers are required to put this feature into the PE. Fig. 4.14 depicts the block diagram
of the PE that has capability to compute the normalization. The same selector S5 is used
to control these multiplexer, in order to maintain the compatibility with the previous PE.
The only difference is that, because we have two multipliers here, the outputs of these
multipliers are already synchronized. Thus, it is no longer necessary to buffer one of the
multiplication results, i.e. no FIFO is required here.
4.5 The Need of Floating-Point
High-accuracy digital signal processing requires high-precision computations that can-
not be satisfied by integer arithmetic computations. Floating-point numbers, which offer
higher dynamic range, are used to overcome this problem. Floating-point representation
does not only offer a better precision distribution for digital signal processing, but it also
gives flexibility due to its dynamic range. Additionally, during the design concept of
the hardware architecture of some signal processing blocks, one needs to verify that the
given samples would not deliver any overflow in the fixed-point computation. If it is the
case, the problem should be overcome by for example consuming extra bits or moving
the decimal point. This issue is solved when the floating-point representation is used for
the processing.
The major challenges on designing the floating-point arithmetic functions are the per-
formance and the complexity. Among floating-point operations, addition and multipli-
cation are the most used floating-point arithmetics in digital signal processing [?, ?, ?, ?].
Numerous VLSI architectures for floating-point multiplier are already developed. Refer-
ences [?, ?, ?] detailed the architectures of a floating-point multiplier. In order to improve
the performance, the architectures are pipelined with 2-level or 3-level depth, depending
on the architecture and the data width selection.
Compared to the floating-point multiplication, the floating-point addition involves
more steps such as exponent equalization, shifting, adding, and finding the first logic one
for the normalization. Furthermore, floating-point addition has higher data dependencies
that introduce a longer computation path. References [?, ?, ?] discussed the architectures
of a floating-point adder. Kowaleski et al. [?] described a 4-level floating-point adder
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Fig. 4.14: Block diagram of the high-performance fixed-point PE with two multipliers and two
adders and an additional capability to compute the normalization.
that can be operated at 433 MHz in a 0.35-µm technology and Beaumont-Smith et al. [?]
detailed how to reduce the number of pipeline stages into three. Their architecture is
synthesized using 0.5-µm technology and consumes 1.8 mm2 chip area. Additionally,
Pillai et al. [?] detailed the design of a floating-point multiply-and-add (FMAC) unit which
is also common in digital signal processing.
Contrary to the multiplier, adder, and FMAC-unit, we have not found any reference
regarding the works that has been done to design a floating-point adder that can accept
three inputs. Due to data dependencies and the pipeline structure, two inputs will be
added first and the temporary result will then be added to the third input in order to add
three floating-point numbers. This introduces a longer pipeline structure with the normal
approach (i.e. chaining two floating-point adders) and consumes more area.
DWT is a multiresolution signal analysis tool. In the traditional wavelet transforms,
84 CHAPTER 4 ARCHITECTURE DESIGN CONSIDERATION
only the low-pass signal is used on the next decomposition level, resulting octave fre-
quency bands. In wavelet packets, both low-pass and high-pass signals are analyzed,
resulting equally spaced frequency bands, as depicted in Fig. 4.7 and Fig. 4.8. The ma-
jor issue in DWP is that the resulting high-pass components are much smaller than the
low-pass components parts in normal circumstances. Thus performing multi-level DWP
using integer arithmetics would make these high-pass components go to zero if it is not
carefully performed.
Before we continue our discussion on the PEs that are based on floating-point arith-
metic, we discuss the essential components for our PEs. From our previous discussion on
the PEs that are based fixed-point arithmetics, we can see that two arithmetics operations
are used, i.e. multiplication and addition. The floating-point implementations also follow
the same principle. The following sections discuss the standard IEEE 745 floating-point
format, followed by the architecture of 2-stage floating-point multiplier, and 4-stage and
3-stage floating-point adder with three inputs.
4.5.1 Standard IEEE 754 Format
The standard radix-2 binary floating-point format was issued by IEEE in 1985 [?]. This
standard covers different types of floating-point formats (e.g. single, double), special
coding representations (e.g. 0, +∞, −∞), rounding mechanisms, arithmetic operations,
etc. The standard radix-2 binary floating-point representation can be written as:
(−1)s × f × 2e (4.32)
with s as the sign bit, f as the mantissa or fraction, and e as the biased exponent (in binary
excess representation).
4.5.2 Floating-Point Multiplier
There are many works carried out to design the floating-point multiplier [?, ?,?,?,?]. Here
we discuss our implementation apart from other existing architectures that extensively
uses compound adder to push the performance to the higher speed. Our architecture of
floating-point multiplier is relatively straightforward andwe do not use a special adder to
boost the performance. Instead, we leave the optimization of our floating-point multiplier
to the underlying CAD tools.
As mentioned earlier, our floating-point multiplier is a two-stage multiplier. The
floating-point multiplication follows the IEEE 754 standard [?]. Given are two floating-
point numbers A and B:
A = (−1)Sa ×Ma × 2Ea (4.33)
B = (−1)Sb ×Mb × 2Eb (4.34)
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Fig. 4.15: Block diagram of the floating-point multiplier.
To multiply two floating-point numbers, we need to multiply the mantissas Ma and Mb
and add the exponents Ea and Eb. Thus, we have:
O = (−1)Sa⊕Sb × (Ma ·Mb) × 2Ea+Eb (4.35)
We use two notations for multiplication, i.e. × and ·. They are basically the same and used
here in order to give a better impression for the separation in treating the sign, mantissa,
and also exponent during the hardware realization.
Several floating-point multiplier architectures are detailed in [?, ?]. Both architectures
support only 32-bit single precision and 64-bit double precision formats. Our floating-
point multiplier is a 2-level pipeline architecture and can be customized for other floating-
point formats besides the standard single and double precision formats. Nonetheless, we
also limit ourselves in the lower precision floating-point range, i.e. up to single precision.
Fig. 4.15 depicts the block diagram of the floating-point multiplier.
4.5.2.1 Stage 1
At the first stage, the resulting sign is resolved by the sign block (i.e. Sa⊕Sb, with ⊕ denotes
an exclusive-or operation here). The multiplier block inserts the hidden bit to both mantis-
sasMa andMb and performs the unsigned multiplication. As we stated earlier, we let the
underlying CAD tools to optimize the operation of the unsigned multiplication. In other
word, no compound adder is explicitly used here. By taking into account the amount of
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Tab. 4.2: Truth table of possible resulting fraction after the unsigned multiplication.
Hidden Bit A MaMSB Hidden Bit B MbMSB F
1 0 1 0 0 1 0 0
1 0 1 1 0 1 1 0
1 1 1 0 0 1 1 0
1 1 1 1 1 0 0 1
the guard bits, the result of the multiplication will be truncated, resulting the fraction F.
The amount of the guard bits that will be used by the rounding block is configurable. The
zero logic block detects if one/both of the operands is/are zero. The exponent add block adds
both exponents Ea and Eb. This block outputs two values to minimize the effort at stage 2.
Because the exponents are in the biased-format, we can directly treat the operation as the
normal unsigned addition. One guard bit is appended to the most significant bit of both
exponents before the addition.
4.5.2.2 Stage 2
By examining the most significant bit (MSB) of the resulting fraction F, the normalization
block normalizes the resulting fraction. The normalization is basically a shift-left by one
operation. Additionally, this bit is also used to determine the exponent. The same tech-
nique is applied to select the correct exponent Er. Tab. 4.2 summarizes the possible combi-
nations that may occur on the resulting fraction after the unsigned integer multiplication.
Note that this table serves as an illustration purpose only because here we consider the
most significant bits of both operands only. Because the hidden bit is always one, except
for the floating-point number (which is equal to zero), it is clear that normalization is in
fact only either a shift-left by one operation or no shifting at all. By examining the MSF of
the fraction F, we can also determine
• FMSB = 0⇒ Er := Ea + Eb
• FMSB = 1⇒ Er := Ea + Eb + 1
To convert the resulting exponent Er back to the biased-format, we only need to invert
the exponent (i.e. Er[MSB−1:0]). The zero, underflow, and overflow block checks if the result lies
on the valid floating-point range.
• Z = 1 ∨ Er[MSB:MSB−1] = 00⇒ ZeroFlag := 1
• Er[MSB:MSB−1] = 11⇒ Over f lowFlag := 1
The round and pack block rounds the normalized fraction. Two rounding mechanisms
are available: rounding to zero and rounding to nearest. The resulting sign, the rounded
fraction, and the exponent are packed together. If the zero flag is set, the output will be
cleared, and if the overflow flag is set, the output will be saturated.
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Fig. 4.16: Two-Input Floating-Point Adder with Leading-One Detector (LOD).
4.5.3 Floating-Point Addition Algorithm
Contrary to the floating-point multiplier, the floating-point adder requires more steps due
to the algorithm complexity and the data dependency. As depicted in Fig. 4.16, to perform
addition between two floating-point numbers, the following steps are performed:
1. Calculate the exponent difference.
2. Align the mantissa by shifting the mantissa with the lower exponent to the right.
3. Add/subtract both mantissas depending on the sign bits.
4. Perform the Leading-OneDetection (LOD) to determine the location of the first logic
one.
5. Normalize and round the result.
In order to decrease critical paths, Leading-One Prediction (LOP) was proposed in [?,
?, ?, ?] as a replacement of LOD, predicting the first occurrence of the logic one directly
from the operands. Fig. 4.17 depicts the addition algorithm with LOP. The LOP works
in parallel with the adder and it is based on the encoding tree, which examines both
inputs from left to right. The LOP ignores the possible carry or borrow that might occur
on the addition/subtraction result. Thus, it leads to one-bit inaccuracy, which will be
corrected during the normalization step. This is why it is more popular with the name
inexact LOP. With additional complexity, papers in [?, ?] detailed the design of the exact
LOP that predicts correctly the position of the leading-one. Therefore, it minimizes the
normalization effort.
References [?, ?, ?] discussed the architectures of a floating-point adder. Kowaleski
in [?] described a 4-level floating-point adder that can be operated at 433 MHz in a
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Fig. 4.17: Two-Input Floating-Point Adder with Leading-One Predictor (LOP).
0.35-µmprocess and Beaumont-Smith in [?] detailed how to reduce the number of pipeline
stages into three. Their architecture is synthesized using 0.5-µm process and consumes
1.8 mm2 chip area.
In order to add three floating-point numbers, one can use two floating-point adders
with two inputs and add N-level register on the third input, which will lead to 6-stage
pipeline for the architecture designed in [?], and at least an increase of logic counts with
a factor of two. This introduces a longer pipeline structure with the traditional approach.
With additional latency, the same architecture can be optimized by bypassing the first
normalization step, which will save up one stage.
To the best of our knowledge, we have not found any reference regarding the research
that has been carried out to design a floating-point adder with three inputs, to exploit the
data dependencies in advance, in order to decrease the latency and the number of pipeline
stages, and to minimize the amount of logics. To minimize the number of pipeline stages,
we have developed a dedicated 4-stage 3-input floating-point adder [?, ?]. The architec-
ture of our proposed 4-stage floating-point adder with three inputs is unique in the way
that the third input will be involved at the second stage. It is designed to suit with our
resource-aware PE, but still maintains to reduce the latency. Furthermore, we also opti-
mize our design in order to reduce the number of stages into three [?]. The 3-stage floating
point adder will be used in our high-performance PE [?]. The next two sections discuss
the architecture of both 3-input floating-point adder.
4.5.4 4-Stage Floating-Point Adder with Three Inputs
We propose a novel architecture to compute addition of three floating-point numbers.
Our design is customizable. It supports the IEEE-754 single and double precision for-
mats, and it can be easily configured to suit the application demand that requires dif-
ferent floating-point format besides the aforementioned formats. The block diagram of
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the proposed architecture is shown in Fig. 4.18. The horizontal bars indicate the register
pipelining. To maximize the performance, we have carefully examined the critical paths
and utilized four pipeline stages. The exponent correction is divided into two stages to
reduce the critical paths on the normalization stage, the LOP outputs two values to mini-
mize the normalization effort, and the normalization stage is performed only once at the
end of the stage to decrease the logic counts.
4.5.4.1 Stage 1
At the first stage, the two inputs A and B are unpacked. The mantissa comparator block
compares both mantissas Ma and Mb and outputs one decision bit (i.e. Ma ≥ Mb) which
will be used by the shift, swap, and add guard block. The zero logic block detects if the corre-
sponding input is zero. The exponent difference AB block compares both exponents Ea and
Eb. This block outputs four different values. The first three values (the shift count |Ea−Eb|
and the comparator results Ea = Eb and Ea > Eb) will be used by the shift, swap, and add
guard block. The fourth value (the temporary dominant exponent Ed = max(Ea,Eb)) will be
used by the exponent difference CD block.
Since the addition or subtraction is performed in a normal binary representation (i.e.
unsigned number), it is necessary to sort/swap the operands (i.e. Ma ↔ Mb). We choose
not to convert the numbers into signed, because LOP requires both inputs to be unsigned.
Additionally, we do not need to convert the final result back to unsigned during the nor-
malization step, which would require one extra stage before the normalization. As the
name implies, the shift, swap, and add guard block aligns the mantissa Ma and Mb to have
the same exponent degree by shifting the mantissa with the smaller exponent to the right.
The hidden bit and the guard bits are appended to the most significant bit and the least
significant bit of both mantissas respectively. The number of bits used as guard bits can
be freely chosen. Based on the exponent difference, three different cases are examined
here:
• Ea = Eb:
Depending on the output of the mantissa comparator block, both mantissaMa andMb
will be swapped directly (i.e. Ma ↔Mb) without performing any shifting.
• Ea > Eb:
The mantissa Mb will be shifted to the right with the amount determined by the
exponent difference AB block (i.e. |Ea − Eb|).
• Ea < Eb:
The mantissa Ma will be shifted to the right with the amount determined by the
exponent difference AB block (i.e. |Ea−Eb|). Bothmantissas will be swapped afterwards.
In all of the cases, if a zero number is detected, the corresponding mantissa(s) will be set
to zero. The outputs of the shift, swap, and add guard block are the sorted and extracted
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fractions Fa and Fb with their corresponding signs.
At this stage, the input C is not processed, thus two values that correspond to the pre-
diction/update sample and the first multiplication result can be added first. The second
multiplication result that comes on the next clock cycle will be unpacked at the second
stage. The details will be clear when we discuss the architecture of the resource-aware PE
that is based on floating-point arithmetic in Sec. 4.5.6.
4.5.4.2 Stage 2
At this stage, the fractions Fa and Fb are added/subtracted depending on the sign differ-
ence (i.e. Sa ⊕ Sb), resulting in the fraction Fab. If the exponent Ec is greater than Ed, the
result will be shifted to the right. These steps are performed by the add/sub and shift block
with the shift parameter determined by the exponent difference CD block. Three different
cases as at the first stage are also examined here.
The shift and add guard block prepares the mantissa Mc. If the exponent Ec is less than
Ed, Mc will be shifted instead. The hidden bit and the guard bits are appended to Mc,
resulting in fraction Fc. Finally if the zero logic block detects a zero number, Fc will be set
to zero.
4.5.4.3 Stage 3
At stage 3, the operand swap and add/sub block swaps the operands Fab and Fc if necessary
(note that both operands have the same exponent). Afterwards, it performs the addition
or subtraction. To minimize the logic counts and the logic levels on this stage, we have
utilized the inexact LOP. The LOP block works parallel with the operand swap and add/sub
block to predict the first occurrence of the logic one directly from the operands. Taking into
account that one-bit inaccuracy might occur on the prediction, the LOP block prepares two
values at the output to minimize the critical paths on the normalization stage.
Because three addition/subtraction arithmetic operations are involved, the final re-
sult might have an increase of exponent by two. The exponent adjustment block prepares the
dominant exponent by simply adding two to the largest exponent (i.e. Er = max(Ea,Eb,Ec)+
2).
4.5.4.4 Stage 4
Because the LOP block may deliver an error within one-bit degree, the error has to be
corrected. The error can easily be detected by looking at the LOP-index bit of the resulting
fraction Fr. This step is performed by the LOP correction block. Additionally, this block also
performs the pre-normalization by shifting the resulting fraction Fr to the left with the
shift amount determined by the inexact LOP value. We have examined that correcting
the LOP result in real time (by adding with one) will increase the critical path on the
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stage 4. This is why the LOP block on the stage 3 outputs two values. Therefore, we only
need to choose the right value at the end.
Should the inexact LOP predicts the leading-one position falsely, the normalizer block
corrects the pre-normalized fraction by shifting it to the left. Here we only need to per-
form one bit shifting. The rounding logic implements two rounding mechanisms: round-
ing to zero and rounding to nearest. Based on the corrected LOP value, the exponent update
block updates the resulting exponent. The underflow and overflow detector block checks if the
resulting exponent lies on the valid floating-point range. Finally, the sign, the normalized
fraction, and the corrected exponent are packed together by the pack block.
4.5.5 3-Stage Floating-Point Adder with Three Inputs
In addition to the 4-stage floating-point adder, we also optimize the architecture by re-
ducing the number of pipeline into three. From the previous discussion, it is clear that
the first stage of the floating-point adder processes only two inputs whilst the third input
is involved later on the second stage. It has advantage on our PE design that is based on
time-sharing architecture, where two inputs are available at one clock cycle and the third
input is provided at the next clock cycle.
In case of the design of high-performance PE, no time-sharing property is exploited
and two multiplications are used. This means that all three inputs are available on the
same clock cycle, when the reducing in latency time is what we are aiming. For this
purpose, we optimize our 4-stage 3-input floating-point adder. Thus no additional buffer
is required to latch the inputs.
Fig. 4.19 depicts our proposed 3-stage floating-point adder with three inputs. The
major change takes place on the first two stages of the previous architecture with four
stages. The add/sub and shift block is split into two in order to distribute the critical paths
and the exponent difference CD block is optimized to be suit when it is directly chained with
the output of the exponent difference AB at the first stage without introducing any pipeline
register, but still maintaining the critical path low at this stage.
4.5.5.1 Stage 1
At the first stage, the inputs A, B, and C are unpacked. The mantissa comparator block com-
pares both mantissasMa andMb and outputs one decision bit (i.e. Ma ≥ Mb) which will be
used by the shift, swap, and add guard block. The zero logic block detects if the corresponding
input is zero. The exponent difference AB block compares both exponents Ea and Eb. This
block outputs four different values. The first three values (the shift count |Ea −Eb| and the
comparator results Ea = Eb and Ea > Eb) will be used by the shift, swap, and add guard block
and the fourth value (the temporary dominant exponent Ed = max(Ea,Eb)) will be used by
the exponent difference CD block.
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As the name implies, the shift, swap, and add guard block aligns the mantissa Ma and
Mb to have the same exponent degree by shifting the mantissa with the smaller exponent
to the right. The hidden bit and the guard bits are appended on the most significant bit
and the least significant bit of both mantissas respectively. The number of bits used as
guard bits can be freely chosen. Based on the exponent difference, three different cases
are examined here:
• Ea = Eb:
Depending on the output of the mantissa comparator block, both mantissaMa andMb
will be swapped directly (i.e. Ma ↔Mb) without performing any shifting.
• Ea > Eb:
The mantissa Mb will be shifted to the right with the amount determined by the
exponent difference AB block (i.e. |Ea − Eb|).
• Ea < Eb:
The mantissa Ma will be shifted to the right with the amount determined by the
exponent difference AB block (i.e. |Ea−Eb|). Bothmantissas will be swapped afterwards.
In all of the cases, if a zero number is detected, the corresponding mantissa(s) will be
set to zero. The outputs of the shift, swap, and add guard block are the sorted and extracted
fractions Fa and Fb with their corresponding signs. The add/sub block performs the addition
or subtraction of the equalized fractions Fa and Fb depending on the sign difference (i.e.
Sa ⊕ Sb), resulting the fraction Fab.
The exponent difference CD block is different compared to the exponent difference AB block.
In order to reduce the logic levels, instead of calculating the absolute difference, this
block outputs two differences (i.e. Ed − Ec and Ec − Ed). The differences are computed
and treated as unsigned numbers. One guard bit is appended to the most significant bits
of both exponents before computing the differences. Both exponents Ed and Ec, and the
mantissaMc are latched.
4.5.5.2 Stage 2
By examining the most significant bit (MSB) of both exponent differences, the exponent
controller block determines its outputs. Again, three different cases are examined here:
• MSBEd−Ec = 0 ∧MSBEc−Ed = 0⇒ Ed = Ec
• MSBEd−Ec = 1 ∧MSBEc−Ed = 0⇒ Ed < Ec
• MSBEd−Ec = 0 ∧MSBEc−Ed = 1⇒ Ed > Ec
Because three addition/subtraction arithmetic operations are involved, the final result
might have an increase of exponent by two. This block also prepares the dominant expo-
nent by simply adding two to the largest exponent (i.e. Er = max(Ea,Eb,Ec) + 2).
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If the exponent Ec is greater than Ed, the temporary addition/subtraction result Fab
will be shifted to the right. These steps are performed by the shift block with the shift
parameter determined by the exponent controller block.
The shift and add guard block prepares the mantissa Mc. If the exponent Ec is less than
Ed, Mc will be shifted instead. The hidden bit and the guard bits are appended to Mc,
resulting in fraction Fc. Finally if the zero logic block detects a zero number, Fc will be set
to zero.
The operand swap and add/sub block swaps the operands Fd and Fc if necessary (note
that both operands have the same exponent). Afterwards, it performs the addition or
subtraction. To minimize the logic counts and the logic levels on this stage, we have
utilized the inexact LOP. The LOP block works parallel with the operand swap and add/sub
block to predict the first occurrence of the logic one directly from the operands. Taking into
account that one-bit inaccuracy might occur on the prediction, the LOP block prepares two
values at the output to minimize the critical paths on the normalization stage.
4.5.5.3 Stage 3
Because the LOP block may deliver an error within one-bit degree, the error has to be
corrected. The error can easily be detected by looking at the LOP-index bit of the resulting
fraction Fr. This step is performed by the LOP correction block. Additionally, this block
also performs the pre-normalization by shifting the resulting fraction Fr to the left with
the shift amount determined by the inexact LOP value. We have examined that correcting
the LOP result in real time (by adding with one) will increase the critical path on the third
stage. This is why the LOP block on the second stage outputs two values. Therefore, we
only need to choose the right value at the end.
In case of the inexact LOP predicts the leading-one position falsely, the normalizer block
corrects the pre-normalized fraction by shifting it to the left. Here we only need to per-
form one bit shifting. The rounding logic implements two rounding mechanisms: round-
ing to zero and rounding to nearest. Based on the corrected LOP value, the exponent update
block updates the resulting exponent. The underflow and overflow detector block checks if the
resulting exponent lays on the valid floating-point range. Finally, the sign, the normalized
fraction, and the corrected exponent are packed together by the pack block.
4.5.6 Resource-aware Floating-Point PE
After we discuss the required components to implement the floating-point arithmetics,
we continue our discussion on the design of the PEs that use these features [?, ?, ?]. The
main concept of the PE that carries floating-point arithmetic inside of it is the same as the
one found in the fixed-point implementation. Nevertheless, because the floating-point
multiplier requires two clock cycles to do its job, and dedicated three-input floating-point
adder are in the use, some changes are expected.
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4.5.6.1 Processing Element
The first architecture that involves the floating-point arithmetic inside the PE is designed
to minimize the hardware cost. It is well known that the multiplier consumes more logic
compared to the adder in the fixed-point implementation. Likewise, in order to reduce
the number of logic, we exercise only one floating-point multiplier that is time-shared to
compute both prediction/update factors.
Fig. 4.20 depicts the PE that utilizes one floating-point multiplier. As previously
stated, the multiplier is time-shared. It means that the results of the multiplier come
alternately one clock cycle after another. Taking this into account, we develop a dedi-
cated floating-point adder that can accept three inputs, where two inputs are processed
first and the third input is fed one clock cycle later. The detail of this architecture is found
in Sec. 4.5.4. Using this 4-stage 3-input floating-point adder, we optimize the PE by re-
ducing its latency time.
The same as the fixed-point realization, the PE is a pipeline-based architecture. The
PE has two selectors S1 and S2 to choose the prediction or the update samples. Two
constants c1 and c2 are also defined outside the PE. Selector S3 controls the prediction or
update that requires future samples and selector S4 is a bypass selector. Two unit delays
are implemented on both input ports a and b. In order to reduce the number of registers
needed for the unit delay, the unit delay on port a has two input selectors (i.e. S3 and
the multiplexer output) and two outputs. Two 2-level FIFOs on both input samples are
implemented to compensate the multiplier delay. One 4-level FIFO is implemented to
compensate the delay introduced by the adder.
It is now come to play the dedicated architecture of the 4-stage floating-point adder.
One might notice that since the multiplier is time-shared, it means that it requires 2+1
clock cycles to perform two multiplications. In addition to that, 4-level FIFO is used by
the adder. In total, 7-level FIFO on the left path is needed to synchronize its output with
the right path. In contrary, we only need FIFO with 2+4 depths to make both output
synchronized. This saving is done by feeding the first multiplication result (i.e. c1m1)
and the reference sample (e.g. b) at first at port A and B of the adder, and the second
multiplication result (i.e. c2m2) at port C one clock cycle later.
This one clock cycle saving might not be seen as an important issue, but when we con-
sider that the PE will be chained to another PE, and the wavelet processor might contain
for example eight PE, the delay will add up.
4.5.6.2 Normalizer
Same technique is applied here in order to support the normalization for the PEs that are
located at the top and at the bottom chain. Fig. 4.21 depicts the case. Three additional
multiplexers are needed to add the normalization factor unit into the PE. By enabling S5
and setting S1 and S3 to zero, two inputs of the multiplexer before the multiplier corre-
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Fig. 4.20: Block diagram of the resource-aware floating-point PE with one multiplier and 4-stage
adder.
spond to the actual samples a and b (with the normalization factors K = c1 and 1/K = c2).
The first multiplication product passes through the multiplexer and the 1-level FIFO re-
sulting in a′ = Ka (left side). The second multiplication product passes through the mul-
tiplexer resulting b′ = b/K (right side). The 4-level FIFO is split into 3-level and 1-level
FIFOs, with the latter used to make the both outputs synchronized.
4.5.7 High-Performance Floating-Point PE
Similar approach is also taken in order to provide floating-point arithmetic core into the
high-performance PE, that is the PE that exercises two floating-point multipliers. Since
we use two multipliers, both results of the multiplications are delivered at the same time
in every clock cycle. Together with the third sample that comes from path b, we can either
use the same 4-stage floating-point adder architecture by adding one extra delay unit (i.e.
3-level FIFO instead of 2-level FIFO) in the path b, or we can use the optimized 3-stage
3-input floating-point adder described in Sec. 4.5.5. The later contributes one clock cycle
less computation latency. That is why it is chosen in the design and implementation of
this PE [?].
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Fig. 4.21: Block diagram of the resource-aware floating-point PE which is located on the top and
on the bottom of wavelet processor.
4.5.7.1 Processing Element
Fig. 4.22 shows the block diagram of the floating-point-based PE that uses two multi-
pliers. The architecture is similar to the corresponding fixed-point implementation. The
differences can be spotted directly that the floating-point-based PE requires more FIFOs
to synchronize both outputs and the adder uses the our 3-stage and 3-input floating-point
adder detailed in Sec. 4.5.5. Two-level FIFOs are required to compensate the delay intro-
duced by the floating-point multiplier and one 3-level FIFO is used to compensate the
delay introduced by the adder. The interfaces are maintained to have exactly the same in-
terfaces as we can find in the three previous implementations. Thus, replacing one type of
PE with another type of PE will not be an issue. One final remark, although the interfaces
of the PEs are exactly the same, we cannot mix one type of PE with another type of PE in
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Fig. 4.22: Block diagram of the high-performance floating-point PE with two multipliers and 3-
stage adder.
the realization. The reasons are the fixed-point PEs have different numbering represen-
tation compared to the floating-point ones, and the resource-aware PEs can process data
every two clock cycles whereas the high-performance PEs is able to process data every
clock cycle.
4.5.7.2 Normalizer
The floating-point architecture of the PE that supports normalizer can be seen in Fig. 4.23.
The same concept as the design of the normalization on the other PEs is taken here; three
additional multiplexers are needed to implement this feature. By enabling S5 and setting
S1 and S3 to zero, the normalization can be activated in this PE.
4.6 Context Switch for PE
As we can notice from the drawing of all PEs, the data flows, which correspond to the
even samples s(i) and odd samples d(i), are drawn on the top and the bottom sides of the
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Fig. 4.23: Block diagram of the high-performance floating-point PE which is located on the top
and on the bottom of wavelet processor.
block diagram while the configuration related parameters that control the functionalities
of the PEs are drawn on the left side of the diagram. These configurations related parame-
ters can be divided into two categories. The first category belongs to the coefficients of the
atom function and the second category belongs to the power factors of the Laurent poly-
nomial and the normalization. These configurations provide all necessary parameters to
configure the atom function.
We have separated the configuration dependent parameters from the PE to cope with
various lifting-based discrete wavelet decompositions and also discrete wavelet recon-
structions. Apart from that, the PE is also designed to be simple. Thus, no finite state
machine is required to control the PE. This also means that it is not necessary to control
the PE from the configuration interface, which also simplifies the design of the configu-
ration block. This leads us to a passive configuration storage mechanism, which is more
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Fig. 4.25: Functional unit that consists of a PE and its context switch.
popular with the name context switch.
To support different classes of wavelet filters that require different types of config-
urations, we have implemented a multi-context configuration on each PE as depicted
in Fig. 4.24. Note that although it is separately drawn, the context switch is actually
bounded to the PE. In this way, the PE can be addressed using its ID. Each PE is assigned
with a row index as a unique ID for the configuration. The first category of the con-
figuration, that is the two coefficients that correspond to the Laurent polynomial or the
normalization factor, use the data paths to save the wiring cost whereas the multiplexers
configuration which belongs to the second category requires additional controller path.
Context switch is implemented as a memory module where the address is controlled by
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the context selector and the write enable signal is controlled by the output comparator
and the context configuration enable.
A better representation of the block diagram of the PE and its context switch is de-
picted in Fig. 4.25. CTE corresponds to the context enable signal and CTS corresponds to
the context select. This figure also shows that the PE and its context switch can easily be
chained with another PE in an easy way. These chained PEs arrangement can easily be
configure using one common configuration interface (i.e. from the PE that is located at
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the top of the stack), as depicted in Fig. 4.26.
The active configuration can easily be selected by using this context-based controller
to cope with various wavelet filters. One benefit of having a multi-context configura-
tion is that the proposed wavelet processor can be configured to perform the correspond-
ing discrete wavelet decomposition and discrete wavelet reconstruction in a very simple
manner. Additionally, by using the context-based configuration, the wavelet transforms
that exercise longer wavelet filters can simply be broken into smaller lifting steps. The
configuration of each group of the lifting steps will be stored in the context memory and
will be used to compute the transform.
4.7 Common Components
Previous sections detail the architectures of the PE, starting from the resource-aware
fixed-point PE, up to the challenge in providing floating-point arithmetic core inside the
PE to deliver higher flexibility and also higher performance. The PE alone does not do
much except performing atom function of a predictor or an updater. This section details
the rest of the components that build up the wavelet processor.
Taking into account that the predictions and the updates occur alternately, the outputs
of a PE will be cross-linked with the input of the next PE. Due to the nature of lifting steps
and also the architecture of the PE, the prediction and the update are computed in-place.
It means that basically, it is not necessary to save the result or the temporary result into a
different memory. One simple implementation of the proposed wavelet processor would
consist of one PE. By configuring each context with the corresponding lifting step, the
discrete wavelet decomposition or reconstruction could be computed with this simple
implementation. Although it is possible to use only one PE, a typical wavelet processor
will have N chained PEs configuration to boost the performance and to minimize mem-
ory access. These PEs are cross-linked to deliver alternating prediction and update atom
functions. Additionally, the PEs that are placed at the top and at the bottom of the chain
are configured to support the normalization unit whereas the PEs located in the middle
do not need such feature.
Wavelet transform is a multiresolution signal processing tool. To achieve the required
results, the signal needs to be transformed iteratively. In case of a decomposition of a
DWT, only the low-pass component of the signal is taken into account as an input for the
next transform. As a pair of low-pass and high-pass wavelet filter is used to compute the
transform, the size of the signal decreases by two after each transformation level in this
case. In contrary, a decomposition of a DWP uses both low-pass and high-pass compo-
nents of the signal in order to achieve equally spaced frequency bands after each trans-
formation level. The total size of the signal on DWP remains the same and the amount
of the processed data will slightly increase. It is due to the fact that low-pass and high-
pass components are treated independently during the computation and for each part
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Fig. 4.27: The ProposedWavelet Processor.
of the signal, a signal extension, which will be detailed later on, is required to compute
the transform on the boundary regions. This is true for all wavelet filters except Haar
wavelet.
Fig. 4.27 depicts the block diagram of the processor along with the PEs and their con-
figuration controller [?,?, ?]. The PEs that are located on the top and on the bottom of the
wavelet processor have an extra capability to perform the normalization while the PEs in
the middle do not require this function. The rest of the section details the components
depicted in the figure.
4.7.1 Main FSM
The main finite state machine controls the wavelet processor. Fig. 4.28 shows the state
diagram of the FSM. When the transform is initiated, the FSM reads the necessary config-
urations, such as the transformation level, forward/inverse mode (that is, either wavelet
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Fig. 4.28: Main FSM that controls the wavelet processor.
decomposition or reconstruction will be performed), transform/packet mode, used con-
texts, etc. from the config block. This configuration, as detailed later, is divided into two
categories. The first category is related to the functionalities of the processor and the
second one is related to the lifting configuration.
The main FSM prepares the source and the sink addresses where the data will be
read and stored, and also the length of the data needed to be processed. We exploit the
periodicity extension to cope with the boundaries issue in order to compute the transform
on those regions. This implies that source address does not always start on the top of
the page. Address masking techniques are applied here to localize the page. The FSM
takes care of the possibility of having a longer wavelet transform that has to be split
into several lifting steps on the target PEs. The FSM allows multi-level discrete wavelet
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decomposition and reconstruction for both DWT and DWP to take place by means of
iteration process.
The brief of task definitions on each state are given below. The detail of how the
transforms are performed by the processor is detailed later.
Init This state is the first state when the processor is released from the reset state. It
initializes the registers and all necessary configurations.
Idle This is the main state. It waits until the transform is initiated. During the idle state,
the processor does not take the ownership of the address and data lines. Thus, the
data can be prepared by the external interface. Additionally, during this state the
context switch configuration for the PEs and also the processor related configuration
can be set up. Once the transform is initiated, the configurations regarding the type
of the transform (i.e. DWT or DWP), the mode of the transform (i.e. decomposition
or reconstruction), the transform level, the number of samples, address masks, etc.
are loaded from the configuration module to its internal registers.
Prepare Once the context switch configuration is set, the processor is configured, the
samples are prepared, and the transform is started, the FSM configures its param-
eters. It prepares the starting address for the source and for the sink, and also the
length of the samples involved, from the values given by its internal registers. Fi-
nally, the FSM tells the source and the sink to start their process by triggering the
run signal.
Wait The FSM waits until the source and/or sink block finish their assigned task. The
FSM has capability to perform discrete wavelet decompositions and reconstructions
that use longer wavelet filters, which contribute to longer lifting steps. If the number
of the lifting steps is greater than the available PEs, we can split these lifting steps
into smaller steps. The FSM will check whether the transform currently performed
uses this feature. If it is the case, the FSM will switch the bank and perform the next
group of the lifting steps.
Finalize The prepare andwait states accomplish the one level decomposition or one level
reconstruction. If the processor is configured to perform multilevel transform, we
need to iterate the transform process. In case of a DWT decomposition for example,
the samples involved for the next transform is halved.
Copy Because of the bank switching activity, the high-pass components might need to be
copied to the other bank. If it is the case, the FSM prepares the source and the sink
to copy these samples to the other bank.
Done Once the transform is finished, the FSM goes to this state and triggers the finish
signal to inform the external interface that the transform is completed.
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4.7.2 Config
The config block contains the configuration of the wavelet transform. Tab. 4.3 summa-
rizes the parameters stored in configuration block. Two different configuration categories
are managed by this block. The functionality part manages:
• Selecting the type of the transform that will be performed. The processor supports
two different wavelet transforms, DWT and DWP. Contrary to the DWT that is sup-
ported by default in our architecture, the feature to enable the DWP can be selected
during the design time. Nevertheless, the wavelet processor that is designed to
support DWP has also the capability to perform the traditional DWT.
• Selecting the transform mode: discrete wavelet decomposition or reconstruction.
• The amount of memory, that is the number of samples, that will be involved during
the transform. Note that the processor can perform the transform on an arbitrary
size of the sample. For an example, the value 0 indicates that the transform will be
performed on the whole memory. The value 1 will make the transform processes
the half of the memory and so on.
• Number of levels the transform will compute. This is effective to perform multi-
level transform on a 1D signal. In contrary, for a 2D or higher dimension, the num-
ber of levels should always be set to 1.
The lifting part stores the configuration of the contexts used during the transform. It
holds an important key to support wavelet transforms that use longer wavelet filters. If
the number of lifting steps of the wavelet filters used for the transforms are larger than
the available PEs, these lifting steps have to be split into several smaller steps that can be
fit into the available PEs. The configuration of each lifting itself is stored on the context
configuration of the PEs. This block stores only the corresponding context IDs that will be
used. Thus, by selecting the right ID one after another, the wavelet transform with longer
lifting steps can be performed. Basically, it tells us which context should be used for the
corresponding lifting step.
Besides storing the context IDs, it also holds the read and write offset addresses to
start the transform and also the latency value for each lifting. It is important to note that
in order to compute the wavelet transform, except for Haar wavelet filter, past and future
samples are required. This becomes an issue when the transform on the signal boundary
is performed. To cope with this boundary issue, the periodicity extension is used to locate
these samples. These offsets hold the information of the corresponding starting sample
for this periodicity extension.
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Tab. 4.3: Description of the parameters stored in configuration block.
Name Desciption
SIZE OFS The size of the memory used for the transform. It is a zero-based
value. Value 0 indicates the whole memory, 1 indicates the half of
the memory, and so on.
DWP OFS It is used for DWP. It indicates the starting offset of the DWP. Value
0 indicates the samples are treated as one low-pass components, 1
indicates the input samples have two components, etc.
LEVEL The number of decompositions or reconstructions to be performed.
Value 0 indicates one-level decomposition/reconstruction, 1 indi-
cates two-level decomposition/reconstruction, etc.
SWAP For some wavelet filters, prediction might come before update. This
parameter informs the processor to swap the even and odd samples.
STEPS The number of the group lifting steps that will be processed. It is
useful for thewavelet filters that occupymore than the available PEs.
LS CONTEXT[] This is a register bank. It points out which context will be used to
compute the transform.
LS OFSREAD[] Because most of wavelet filters require previous samples. It will be-
come an issue to compute the transform at the boundary region. As
a solution, periodicity extension is used to overcome this problem.
This offset tells the processor at which location the first sample from
the periodicity extension resides.
LS OFSWRITE[] Similar to the read offset, it tells the processor at which location the
first resulting sample should be stored.
LS LATENCY[] Because the PE is a pipeline-based architecture, the computation la-
tency is expected. This latency varies on every lifting. It indicates
the latency between the first sample that is pushed to the PE and the
valid computed samples that is outputted by the bottom PE.
4.7.3 Memory
Originally the organization of the memory required to support our wavelet processor is
arranged as 1×2 banks. This configuration tells us that two banks, called primary bank
and shadow bank, exist and can be used to load the samples and store the transform
results. We use two banks configuration not only to ease the implementation, but also to
support in-place group lifting schemes computation for the wavelet filters that cannot be
fit into the available PEs directly.
Additionally, this memory bank organization simplifies the data storing and data
management for further signal processing. This can be explained as follows. Let us
assume that we use only one bank to load the samples and also to store the transform
results. When the wavelet decomposition is performed, its results, i.e. low-pass and
high-pass components, have to be stored in a sequence manner in the memory. It is not
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Fig. 4.29: The content of the memory using one bank configuration only.
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Fig. 4.30: The content of the memory using two banks configuration.
possible to split both components into two different memory pages due to the fact that the
second page still contains the original samples that have not been loaded and processed.
This will become more complex when multilevel transform is performed. The low-pass
decomposition results will be stored every 2N interval and the rests will be occupied by
the high-pass components. Fig. 4.29 depicts the case. Note that here we use different
notations to represent the multiresolution signal analysis space. L0 represents the original
space, L1 represents the lower resolution of the L0,H1 represents the details extracted from
L0, etc. The left part of the figure shows the original samples, the middle part is the result
after one-level decomposition, and the last part is the result after two-level decomposi-
tion. In contrary, by using two banks approach, we have a better samples organization.
The resulting low-pass and high-pass components can be stored in two different pages
every transform level. Fig. 4.30 illustrates the case of the content of the memory by using
two banks configuration.
The memory write and read accesses are exclusive, which means that writing to the
memory will write to the primary bank and reading from the memory will read from its
shadow. This state is switchable automatically, controlled by the FSM. When the trans-
form takes place, the FSM grants the memory access to the source and sink blocks. Writing
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to or reading from this bank is forbidden and it will generate an error as an indication
of a busy signal. This mechanism simplifies the memory access, the design of the FSM,
and it is straightforward, which means that the primary bank always acts as the source
to load the samples and the shadow bank is always used to store the transform results. If
we examine Fig. 4.30 carefully, the use of two banks also has disadvantages. One of them
is referring to the previous high-pass components (in this case H1) that have to be copied
to another bank. That is why the FSM has additional state to perform this operation.
Because the wavelet processor is not only targeted for one specific application, we
also improve our memory architecture in order to reduce the latency time. This process-
ing latency is contributed mainly during the data preparation, waiting for the resulting
transforms, and finally storing the resulting transforms elsewhere. In case of a 2D or
higher dimension transforms, the major bottleneck happens in preparing the samples for
the transform. As an example, in a 2D image signal, 1D transform is performed for every
row image, followed by the 1D transform for every column image, resulting LL, LH, HL,
HH components. The LL component will be processed with the same technique to get
the multiresolution signal analysis space representation of that signal. The first column
image transform can only be started after all the row image samples are processed and
the whole samples need to be processed in order to get the LL component. As one can
notice, because the wavelet processor utilizes pipeline mechanism, loading the samples
and saving the resulting transforms consume more time than the computing the trans-
form itself. In order to reduce the data preparation time, we also design a memory with
2×2 banks configuration, where the main banks are called bank 0 and bank 1, and each
main bank has two banks, logically called primary and shadow banks. By introducing
two main banks, when the transform is initiated at one bank (e.g. bank 0), the other
bank (e.g. bank 1), which might contain the previously resulting transform, can be read,
and the new samples can be stored at this bank. Still, accessing the active bank, i.e. the
bank that is currently used by the wavelet processor, will generate an error as a polite
indication that this bank is busy. With this technique, while the processor performs the
transform on one bank (either bank 0 or bank 1), the next data can be placed on the other
bank. Thus, it improves the overall performance by minimizing the delay caused by the
data preparation.
Recall the discussion of two different types of PEs, i.e. the resource-aware PEs and
the high-performance PEs. In the resource-aware PEs, we only need to load and store
two samples every two clock cycles, or better said one sample per clock cycle. Therefore
the memory interface is simple. Contrary, in the high-performance PEs, we need to load
and store two samples every one clock cycle. Unlike the traditional method that exploits
least significant bit to address both samples, the memory access in our wavelet processor
is quite different. See Fig. 4.30, when a wavelet decomposition takes place, the even
and odd samples are in fact neighbour. In a wavelet reconstruction, we can examine
the Fig. 4.30 from right to left. Low-pass and high-pass components are located in two
different banks. Therefore we need two independent ports to support these types of PEs.
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Tab. 4.4: Arbitration of the memory bus ownership.
Signal
Processor External
(Priority=1) (Priority=2)
RE[0]
active bank=0 BANK SEL=0
WE[0]
RADDR[0]
WADDR[0]
WDATA[0]
RE[1]
active bank=1 BANK SEL=1
WE[1]
RADDR[1]
WADDR[1]
WDATA[1]
4.7.4 Arbiter
As the name implies, arbiter controls the ownership of the bus. In our architecture, it
regulates the ownership of the memory bus. Because there are only two interfaces that
access the bus, i.e. the external interface and the processor (which is split into source
and sink blocks), the arbitration of the bus is straightforward. The processor has higher
priority and the external interface is grant to have the bus access if only if the bank that is
accessed is not used by the processor. Error will be reported if the external interface tries
to access the active bank. Tab. 4.4 summarizes the arbitration priority of the memory. The
common memory interfaces are given here and the active bank is controlled by the FSM.
4.7.5 Source and Sink
These blocks generate and automatically increment the read and write addresses. The
source reads data from the memory and transfers it to the PEs. The sink reads data from
the PEs and writes it to the memory. A special case is considered when performing trans-
forms that are longer than the available PEs. During the in-between transform, in case
of forward transform, the sink will write the data (which corresponds to the intermedi-
ate results) to the memory in adjacent manner (resulting L-H-L-H-...). During the final
transform, the sink writes the LP and the HP signals into two different pages (resulting
L-L-...-H-H-...). The similar handling is also performed by the source when performing
the inverse transform. To access the correct page, two address masks are used. The first
mask is responsible for the data indexing, and the second mask is responsible for the page
indexing.
The FSM of the source block is relatively simple. Fig. 4.31 depicts the state diagram
of the source. When the source receives the run signal from the main FSM, it determines
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Fig. 4.31: Source FSM.
its operation. If the copy mode is clear, the source starts its normal operation, i.e. it
prepares the read address, sets the read enable signal, reads samples the memory and
forward them to the top of the PE. The internal counter keeps track about the amount of
the samples need to be read. Similar case is applied in case the copy mode is set. The only
difference is that the samples are not forwarded to the PE.
As previously stated, source block has two addressing operations for dealing with
in-between transform ad the final transform. The masking addressing technique, which
is not only simple, but also fast, is used to deliver these features. This can be easily ex-
plained using example. Let us assume that the starting address given by the main FSM is
addrc = b1110 (i.e. two samples from the periodicity extension) and we are now comput-
ing the second transform iteration, which makes mask1 = b0111. The address of the first
sample is given by addr = addrc ∧ mask1 = b0110, which is exactly the 6-th sample from
the current bank. Additionally, this source address is incremented every clock cycle. By
applying the same technique, we will never escape from this bank. When the wavelet
reconstruction is performed, the low-pass and high-pass components are located at two
different but neighbouring banks. Thus, with similar technique and by using different
mask mask2 = b1000, the bank that contains the high-pass component can be accessed by
addr = addrc ∨mask2. Lastly, recall the discussion of the different types of PEs. There exist
two PE categories, i.e. resource-aware and high-performance PEs. In the resource-aware
PEs, the access to the memory uses one single data line in order to load the even and
odd samples alternately every clock cycle. This approach is very efficient in term of the
memory interface. Although two samples have to be fed to the PEs at the same time,
because of the time-sharing property exploited by these types of architecture, the PEs can
only process samples every two clock cycles. Therefore, one even sample can be loaded
first, put it in one register, and on the next clock cycle one odd sample will be loaded.
Both samples will be fed to the PEs together every two clock cycles. In case of high-
performance PEs, these PEs can process samples as high as two samples per clock cycle.
In order to take the advantages offered by these types of PEs, two data lanes are needed
to read both even and odd samples every clock cycle. Thus, the chained PEs will always
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be occupied optimally. Depending on the realization, the source block will increment its
address properly.
The sink block performs similar operations to read the samples from the PE and store
them to the memory, and to provide the direct path while copying one memory bank.
The sink block receives its delayed run signal from the main FSM in order to cope with
the computation latency introduced by the chained PEs.
4.7.6 Latency Counter
This block delays the run signal from the main FSM to initiate the sink process. The delay
amount is different for every lifting steps and it is defined in the config block. In case of a
memory copy is requested, the latency counter is set to zero.
4.8 Details of the Transform Process
Along with the discussion of the different types of PE architectures, the rests of the com-
ponents such as the main FSM that control the processor, the memory that is used as
a storage, the source that provides samples to the PEs, the sink that retrieves resulting
transforms from the PEs and stores them to the memory, have been detailed. Because
the transform processes are quite complex, it will not be easy to describe them just by in-
vestigating every single component. In addition to that, our wavelet processor is design
to have rich features. It has capabilities to perform 2D or higher dimension transforms
as well as 1D transform. Although at the first sight it makes less difference about the
transform process of 1D signals and higher dimension signals, it does as a matter of fact
require different treatments. Also, our wavelet processor is designed to be flexible in the
way that it is capable of performing various wavelet transforms with different wavelet
filters, based on their lifting scheme representations. In doing so, we have provided a
framework by implementing atom function of a prediction or an update inside the PE in
a flexible manner. The sample indices of the predictor or updater are not fixed during the
design time and can be freely configured during the run-time, and the coefficient indices
are also implemented as a context-based RAM instead of ROM.
Even though the size of the memory is fixed during the design time, the transform can
be performed at arbitrary sample length. It is of course not entirely correct, because it is
not possible to compute the transforms that exceed the size of the memory itself. Thus the
transform is limited to have a maximum length of the size of the memory. Also, because
of the octave scaling, the length of the sample must satisfy the 2n-rule.
Taking into account that we are targeting different classes of applications, we are not
limiting the architecture by only designing the wavelet processor that is based on the
fixed-point arithmetic. The floating-point arithmetic comes into play in order to deliver
greater computation flexibility. Not only the different issues regarding the number rep-
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Fig. 4.32: 4-level 1D DWT wavelet decomposition.
resentations are covered, we also design a wavelet processor that can perform discrete
wavelet decomposition as well as discrete wavelet reconstruction, and discrete wavelet
transform as well as discrete wavelet packet. High-performance versions of the proces-
sor are also available to increase the throughput and the computation performance of the
wavelet processor with extra costs in area and also complexity of the memory interface.
This section details possible transform processes in order to understand the process of
the transform carried out by our wavelet processor. We discuss some possible schemes
of wavelet decomposition and wavelet reconstruction for both DWT and DWP and how
they inherit similarity.
4.8.1 1D Discrete Wavelet Decomposition for DWT
The first and simple example of the transform process that is supported by our wavelet
processor is a 4-level DWT wavelet decomposition. Fig. 4.32 illustrates the case. The
white boxes represent the primary bank and the grey boxes represent the shadow bank.
In this example, the lifting steps are assumed to fit into the available PEs. During the
setup, the data is prepared and stored in one bank, in this case the primary bank. This
bank is write-only and its shadow is read-only. When the transform is initiated, this state
is reversed, which makes the primary bank is read-only and its shadow write-only. The
arbiter grants the memory bus to the source and the sink and any access from the external
interface to this bank pair will generate an error. For each decomposition, the source reads
the written data from the primary bank in an incremental way and forwards them to the
top of the chained PEs. Controlled by the latency counter, the sink starts its process a
bit later in order to compensate the computation delay introduced by the PEs. The sink
writes the resulting transforms to the shadow bank into two different pages. Once the
whole samples are processed, the state of the primary and shadow banks is reversed
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Tab. 4.5: Initialization values.
Name Value Name Value Name Value Name Value
addrcsrc b0000 o f fsrc b1110 masksrc1 b1111 masksrc2 b0000
addrcsink b0000 o f fsink b0000 masksink1 b0111 masksink2 b1000
again. The same process is again performed for the next decomposition with the length
of the processing samples is roughly half of the previous decomposition stage. At the first
decomposition stage, because the whole samples are involved, no copy transfer is needed.
In contrast, the second and higher decomposition stages require selective copy transfer
to be carried on. The goal of the copy transfer is to synchronize the resulting high-pass
components on both banks. Additionally, we also improve the performance by removing
unnecessary copy transfers. Thus, because the target bank of the final decomposition
stage is the primary bank in case of a 4-level wavelet decomposition, during the second
decomposition stage, the first resulting high-pass component, denoted as H1 needs to be
copied from the shadow bank to the primary bank. Because H2 is already stored in the
primary bank, which is the final bank, it is not necessary to copy H2 from the primary
bank to the shadow bank during the third decomposition stage. Contrary, H3 needs to be
copied from the shadow bank to the primary bank, and so on.
Up to now we have not discussed details regarding the periodicity extension. Let us
assume that 2 past samples are required to compute the transform. When the transform
is about to be started, the main FSM initializes the source and the sink addresses and also
their offsets and their masks, the values are given in Tab. 4.5. Note that without loss of
generalities, we use 4-bit address line to illustrate the transform process.
The source fetches its first address by using its offset to localize the sample and its
mask to localize the source page, i.e.
addrsrc[0] = (addrcsrc ∨ o f fsrc) ∧masksrc1 (4.36)
and its next addresses by simple increment, i.e.
addrsrc[n + 1] = (addrsrc[n] + 1) ∧masksrc1, n ∈ Z (4.37)
which lead to the following sequential addresses: b1110, b1111, b0000, b0001, etc. Note
that we use the indexed bracket to emphasize the updating sequence of the address. The
first two addresses correspond to the roll-over samples and the rest correspond to the
normal samples. The sink fetches its first address in a similar way, i.e.
addrsink[0] = (addrcsink ∨ o f fsink) ∧masksink1, n ∈ Z (4.38)
and its next addresses in an alternating incremental paging mode, i.e.
addrsink[2n + 1] = addrsink[2n] ∨masksink2 (4.39)
addrsink[2n + 2] = (addrsink[2n + 1] + 1) ∧masksink1 (4.40)
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Fig. 4.33: 3-level 1D DWT wavelet decomposition with multiple lifting steps.
which lead to the alternating addresses: b0000, b1000, b0001, b1001, etc. Using this two
masking technique, the source and the sink can generate their address autonomously.
Most of the lifting schemes require previous and future samples. Therefore the number
of the processing samples is always greater than the number of the samples itself. We
exploit the periodicity extension to solve the problem on computing the transform on the
boundary regions (the lower and the upper regions). Nevertheless, we do not implement
additional memory or storage to buffer these samples. Instead, we let the processor pro-
vides these samples. This solution slightly adds the complexity in the main FSM, but it
eliminates the need of the buffers and it is in fact very efficient and flexible. We can ad-
dress any starting sample (whether it is with a positive or negative offset) without any
limitation, which would be the case if an extra buffer is in use.
After the first decomposition stage finishes, the next decomposition stage can be per-
formed by first updating the address masks. As a matter of fact, this can be done in an
easy way. We only need to shift the address masks one bit to the right for each decompo-
sition. For example, the setup for the second decomposition will have masksrc1 = b0111,
masksrc2 = b0000, masksink1 = b0011, masksink2 = b0100.
Recall the discussion on taking the advantage of the lifting schemes by storing the
temporary results in the memory from Sec. 4.2.1 and depicted in Fig. 4.3. This method
is also supported by our wavelet processor in order to perform wavelet transforms that
utilize longer lifting schemes that occupy more than the available PEs. The basic principle
of the wavelet decomposition detailed previously is also applied here. Fig. 4.33 depicts
the scheme of a 3-level 1D DWT wavelet decomposition that uses two lifting groups.
Because the term in-place is used to define the result of each atom function, we use the
term in-between to denote the temporary group lifting results. The diagonal pattern in
the figure represents the in-between transform. During the in-between transform, the
sink writes its transform outputs in an adjacent manner, resulting L-H-L-H-... form in the
shadow bank. When the final transform takes place, the sink perform its regular writing
into two different banks to achieve L-L-...-H-H-... form, which is exactly the same as
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Fig. 4.34: 4-level 1D DWT wavelet reconstruction.
in the previous case. Note that no copy transfer is required here to copy the resulting
high-pass components to another bank because the results of each decomposition are
stored back into the same primary bank. Nevertheless, if the number of the group lifting
belongs to an odd number, this is not the case and the copy transfer is required. The
processor automatically checks whether the copy transfer is needed and perform the copy
transfer after each decomposition level, the same mechanism as found on the traditional
decomposition.
4.8.2 1D Discrete Wavelet Reconstruction for DWT
Because some applications also require to able to reconstruct the original signal back af-
ter some further processing, we also implement this feature into our wavelet processor.
The scheme on performing the reconstruction is basically the same as on performing the
decomposition. To illustrate the reconstruction process, we detail a 4-level DWT recon-
struction for a 1D signal. Fig. 4.34 depicts the transform process. In this example, it is
assumed that the lifting schemes can be fit into available PEs, as it is also the case in the
first example of the wavelet decomposition detailed a while ago and the samples are pre-
pared in the primary bank. During the first wavelet reconstruction phase, the low-pass
component L4 and the high-pass component H4 are located on the different pages in the
same primary bank. The source resolves the addresses of these two pages by applying
the similar masking technique as described earlier for resolving the address at the sink.
It reads the data from both pages and feds them to the PEs. After some delay, the sink
starts its process. It reads the resulting transforms from the PEs, and writes them to the
shadow bank in a adjacent manner, resulting the higher resolution representation of the
signal, L3. Because L3 is stored in the shadow bank, we need to copy the high-pass com-
ponent H3 from the primary bank to the shadow bank for the next reconstruction stage.
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Fig. 4.35: 3-level 1D DWT wavelet reconstruction with multiple lifting steps.
After the copy process finishes, the state of the primary and shadow banks are reversed.
This corresponds to the read-only state for the shadow bank and write-only state for the
primary bank. Before starting the second reconstruction step, the masks for both source
and sink are adjusted. Here, one-bit shift right is applied to cover a larger page for the
next reconstruction. Because the results of the second stage reconstruction are stored in
same bank where the H2 is located, it is not necessary to synchronize the high-pass com-
ponent H2. The same processes are performed until the whole samples are processed and
reconstructed into L0.
In a 1D decomposition, the initialization values for masks and offset lengths are de-
fined straightforward because the decomposition always starts at the first level and after
each decomposition level, we only need to perform one-bit right shift operation to adjust
these values for the next decomposition. In contrary, a 1D reconstruction has different
starting masks and offset lengths depending on the number of reconstruction level. To
address this issue, we implement small look-up tables which contain all possible offsets
and masks of all covered level. We can clarify that this is in fact very small look-up tables.
Let us assume that the processor has a capability to store 512 samples, i.e. 29 samples.
The depth of the look-up tables in this case is 9+1 at maximum. It is also possible to limit
the depth of the look-up tables with a consideration that wavelet transform is rarely used
to decompose the whole signal into its lowest resolution.
In case of a lifting scheme that exercises lifting steps that are larger than the numbers
of the available PEs in the processor, we use the same technique by first computing the
in-between transforms. Fig. 4.35 depicts a 3-level DWT wavelet reconstruction for a 1D
signal as an example to illustrate the reconstruction process that uses this feature. During
the first in-between transform of each reconstruction phase, the source reads the low-pass
and high-pass components pagewise and the sink writes the in-between transform results
in adjacent manner. Because of this mechanism, the in-between results can be treated
as an alternating even and odd samples. Therefore, during the rest of the in-between
transforms, similar to the writing mechanism on the sink, the source reads the samples
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Fig. 4.36: 4-level 1D DWP wavelet decomposition.
in a normal adjacent way. As we can notice that for the lifting schemes that involve even
number of lifting groups, it is not necessary to copy any high-pass components due to the
fact that the resulting transforms are always stored in the primary bank. This is not the
case for the lifting schemes with group odd number where the selective copy transfers
will be performed during the final transform of each reconstruction stage, the same as we
can find in the previous example for decomposition with multiple lifting steps.
4.8.3 1D Discrete Wavelet Decomposition for DWP
Whereas DWT iterates only the low-pass components to achieve the octave spaced fre-
quency bands representation in the multiresolution signal analysis space, DWP exploits
also the resulting high-pass components in order to create an equally spaced frequency
bands on the multiresolution signal analysis space. To give a clear understanding how
the DWP decomposition is performed by our wavelet processor, we use the same ex-
ample detailed in the DWT decomposition. Fig. 4.36 depicts the transform process of a
4-level DWP decomposition of a 1D signal. The basic principles used in the DWT are
applied here. The source reads the samples in an incremental way and the sink writes
the resulting transforms into two different pages. Whereas 1-level DWP decomposition
is exactly the same as 1-level DWT decomposition, starting from 3-level decomposition,
DWP expands the tree equally. Additionally, because DWP always processes the whole
samples, no copy transfer is needed to synchronize one or more resulting components.
The term Li and Hi are still used to be consistent with the previous examples, while for
higher decomposition level we use different naming to index the resulting low-pass and
high-pass components. We do not use the terms LLi, LHi, HLi, LHi, etc. because these
terms are normally used for multidimensional transforms. As we can notice from the fig-
ure, the number of processed bands increases two folds for each decomposition stage and
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the number of processed samples decreases roughly two folds for each frequency band.
The total number of processes samples increases slightly after each decomposition stage
due to the fact that the past and future samples with periodicity extension are involved
during the computation. We introduce additional mask to address the correct page of
the wavelet packets. Thus the source address generations from Eq. (4.36) and Eq. (4.37)
become
addrsrc[0] = (addrcsrc ∨ o f fsrc) ∧masksrc1 ∨maskdwp (4.41)
addrsrc[n + 1] = (addrsrc[n] + 1) ∧masksrc1 ∨maskdwp (4.42)
and the sink address generations from Eq. (4.38)–Eq. (4.40) become
addrsink[0] = (addrcsink ∨ o f fsink) ∧masksink1 ∨maskdwp (4.43)
addrsink[2n + 1] = addrsink[2n] ∨masksink2 ∨maskdwp (4.44)
addrsink[2n + 2] = (addrsink[2n + 1] + 1) ∧masksink1 ∨maskdwp (4.45)
Updating this mask is also straightforward. Using the same example as before with 4-bit
address bus, the initial mask for the DWP is given by maskdwp = b0000. Note that the
original length of the processed samples, i.e. the length without the offset for periodicity
extension, for the first decomposition stage is given by len = b10000 which corresponds
to the whole samples. The original length of the next decomposition stages is easily com-
puted by again right shifting by one bit operation. Thus, for the second decomposition
stage, it is set to len = b01000. After finishing the first decomposition on one frequency
band on the second decomposition stage (in this case the low-pass component L1), the
mask for DWP is updated by
maskdwp = maskdwp + len (4.46)
This is in fact an effective solution, which gives the following masks for the second de-
composition stage: b0000, b1000, and for the third stage: b0000, b0100, b1000, b1100, and
so on, which compute the target pages correctly.
Additionally, we also improve the performance on computing the DWP decomposi-
tion by reducing the latency introduced by the data preparation. As we stated earlier, we
use periodicity extension in order to address the issue regarding computing the transform
on the boundary regions. This means that rollover upper samples are needed to compute
the transform on the lower boundary region and rollover lower samples are needed to
compute the transform on the upper boundary region. Because the PE is based on a
pipeline architecture, we expect computation delay between the first input and the first
valid output of the chained PEs. Fig. 4.37 shows the timing diagram of the DWP decom-
position from second and third stages. The grey boxes represent the shadow bank and
the white boxes represent the primary bank. They are drawn exactly to follow the DWP
decomposition from Fig. 4.36. The cross diagonal patterns represent the rollover upper
and lower samples of the same bank. At t1 the wavelet processor starts to feed the PEs by
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Fig. 4.37: Timing diagram of 1D DWP decomposition.
first preparing the upper rollover samples, followed by the normal samples, and ended
by the lower rollover samples. The distance between t2 − t1 is the computational latency
introduced by the PEs. At t4 the whole resulting transforms of low-pass component L1,
i.e. L12 and L
2
2, are computed and stored in the primary bank. In normal circumstances,
the transform of the next band, i.e. the high-pass component H1, can be started at t4. Be-
cause lifting steps are performed in-place by the PEs, we take this advantage further by
preparing the samples from H1 at t3 directly after the last sample from L1. Thus it reduces
the latency as much as t4− t3 in this case. After the high-pass component H1 is completely
processed, the next decomposition stage can be started at t5. It is not possible to overlap
the data preparation here. The reason is that the next decomposition requires switching
the state of the banks which will make the primary bank as a read-only bank and the
shadow bank as write-only. This can only be achieved or better said, performed, if all the
last resulting transform of the current decomposition stage are stored. The same method
is also applied while finishing the transform of component L12. Instead of starting the next
band transform of component L22 at t7, we can feed those samples as early as t6, which
reduces the latency with the amount of t7 − t6. Note that this optimization is only valid
for DWP decomposition and reconstruction. In case of DWT transform, the state of the
banks is always switching every time the one decomposition or one reconstruction stage
finishes. That is why in the block diagram of the wavelet processor shown in Fig. 4.27, the
main FSM has two done inputs, one from the sink and one from the source. These finish
indications are used by the main FSM to perform the preloading of the next frequency
band if the condition is satisfied.
We follow the same method from DWT decompositions with multiple liftings in order
to compute the DWP decompositions that also require number of PEs that cannot be fit
into the available PEs. Fig. 4.38 depicts the scheme of a 3-level DWP wavelet decomposi-
tion of a 1D signal used as an illustration. The first decomposition stage of a DWPwavelet
decomposition that exercises multiple lifting groups is exactly the same as in DWT. The
differences are found starting from the second decomposition stage. Previously, we dis-
cussed the optimization on DWP decomposition by overlapping the samples. Instead
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Fig. 4.38: 3-level 1D DWP wavelet decomposition with multiple lifting steps.
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Fig. 4.39: Timing diagram of 1D DWP decomposition with multiple lifting steps.
of completing the transform of each frequency band and continuing with the next fre-
quency band, e.g. decompose L1 into L
1
2
and L2
2
followed byH1 intoH
1
2
andH2
2
, we need to
complete the in-between transform processes of all involved frequency bands before we
start performing the next in-between transforms in order to take the same advantage, e.g.
computing the in-between transforms of L1 and H1, resulting the in-between transform
L′
1
and H′
1
, followed by their second in-between transforms, etc. The reason behind this
restriction is the same as discussed previously. Overlapping can only be executed when
the state of the banks is not changing. Fig. 4.39 shows the timing diagram of this case.
4.8.4 1D Discrete Wavelet Reconstruction for DWP
Fig. 4.40 illustrates the DWP reconstruction process of a 1D signal. As an illustration, we
use exactly the same example as before. The same principle as the DWT reconstruction
process is also applied here in order to reconstruct the signal. Nevertheless, whole fre-
quency bands are involved from the beginning to reconstruct larger frequency bands in
the DWPwavelet reconstruction. Therefore, no copy process is performed because of this
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Fig. 4.40: 4-level 1D DWP wavelet reconstruction.
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Fig. 4.41: 2-level 2D DWT decomposition.
reason. Additional mask for DWP is also used here to determine and also to localize the
two-bank pair that is being transformed. The DWP reconstructions using multiple lifting
steps are also supported by our architecture. The transform process is similar to the previ-
ous reconstruction examples and it is achieved by computing the in-between transforms
first, followed by the final transform on each reconstruction stage.
124 CHAPTER 4 ARCHITECTURE DESIGN CONSIDERATION
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    


















    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    


















Row Images Column Images Row Images
N times M times N/2 times
LR
0
HR
1
LC
0
LC
1
HC
1
LR
1
LR
1
LR
2
HR
2
· · ·
Fig. 4.42: Process of a N-level 2D DWT decomposition.
4.8.5 N-Dimensional DWT Decomposition and Reconstruction
Multidimensional DWT inherits similarities with 1D DWT. Whereas in 1D transform we
perform multilevel decomposition by iterating the transform process on the low-pass
component and multilevel reconstruction by the same principle applied on the low-pass
and high-pass component pairs, in multidimensional transform we want to exploit data
dependencies of the signal in all dimensions. Therefore, performing multilevel decom-
position on one dimension of the whole signal, followed by another multilevel decom-
position on the other dimension will not be an optimal solution, because the correlations
between neighbouring samples are only examined on one dimension and not properly
exploited on the other dimension.
To exploit the data dependencies between dimensions, it is necessary to perform one-
level transform on one dimension for the whole signal, followed by one-level transform
on the other dimension, also for the whole signal, and so on. This step is performed
iteratively by taking the resulting low-pass component of this signal as the source for the
next iteration. As an example, in case of a 2D signal, the first transform decomposes the
signal into four components, namely LL1, LH1, HL1 and HH1. The second decomposition
takes the low-pass component, LL1, to generate again four components LL2, LH2,HL2, and
HH2. This scheme is depicted in Fig. 4.41. Note that the first decomposition components
have the size of quarter of the original signal and the second decomposition components
have the size of quarter of the first decomposition component and so on. Thus in a 2D
signal, the amount of the processed samples reduces four folds at each decomposition.
Noting this behaviour, most of the workloads of themultidimensional DWT transform
take place on the sample preparation and storing. The wavelet processor itself performs
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only a simple 1D transform in this case. As we stated earlier, our proposed wavelet pro-
cessor can compute the transform at arbitrary sample length. This feature is in fact used
heavily in order to compute the transform of a multidimensional signal. Back to the 2D
example, assuming it is a N×M 2D image, the first decomposition is performed by first
transforming the row images, followed by column images. The second decomposition
uses half the length of the row images and half the length of the column images, which
leads to quarter the size of the processed signal. Fig. 4.42 depicts the decomposition
transform process of a N×M 2D image performed by the processor. Row images LR0 are
processed first, followed by the column images LC0 , resulting the low-pass component LL1.
During the second decomposition we only need to prepare half of the samples from the
row images and half of the samples from the column images, which corresponds to LL1.
The boxes with triangular wave patterns indicate that these parts of memory are ignored.
As we can notice from the figure, we are not limiting ourselves to have an equal length
for all dimensions in our architecture. Therefore, it is indeed very flexible because we
do not constraint the applications to have equal length. Furthermore, in order to reduce
the sample preparation and storing mentioned at the beginning, which is the most work-
loads in the multidimensional transforms, we expand our storage facility in our wavelet
processor by providing two dedicated banks, called bank 0 and bank 1, with each bank
consists of one primary and one shadow banks, as detailed in Sec. 4.7.3. Therefore, while
the processor is performing the transform of one row image in one bank (e.g. bank 0), the
next row image samples can be prepared on the other bank (e.g. bank 1).
The reconstruction of a multilevel N-dimensional signal also follows the same tech-
nique as in the reconstruction for 1D signal where the reconstruction is performed one-
level by one-level and one dimension by one dimension, in order to reconstruct the orig-
inal signal back.
4.8.6 N-Dimensional DWP Decomposition and Reconstruction
The N-dimensional decomposition and reconstruction using DWP is more complex com-
pared to the N-dimensional DWT decomposition and reconstruction. It is due to the fact
that although the number of samples decreases four folds for each DWP decomposition
as it is also the case in a N-dimensional DWT transform, the number of processed banks
increases four folds. Because of the periodicity extension, the total number of processed
samples also increases every decomposition stage, depending on the wavelet filters used
for the transform. Additionally, the complexity grows because the transform is also exe-
cuted one-level by one-level and one dimension by one dimension in order to exploit the
correlations in all directions, the same as in the N-dimensional DWT transforms. Let us
assume that we already computed the first level DWP decomposition of a 2D image as de-
picted in the left part of Fig. 4.43 and we want compute the second level DWP decompo-
sition as depicted in the right part of the figure. Note that first level DWP decomposition
is exactly the same as first level DWT decomposition for both 1
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Fig. 4.43: First level and second level 2D DWP decomposition.
transforms. To decompose the image one level higher, that is the second decomposition
stage of the signal, we need to provide not only the low-pass component LL1, but also
the high-pass components LH1, HL1, and HH1. In other words, all resulting components
from the previous decomposition are involved in order to decompose the signal one level
higher. This is as a matter of fact will be the advantage of our architecture. Instead of
decomposing each component independently one after another, which is also possible in
our wavelet processor by treating every single component as one independent component
and applying DWT decomposition for each component, we can improve the performance
by treating these components as one. We only need to inform the processor that the in-
volved samples consist of two frequency components in this case, thus the processor can
use the overlapping feature detailed in Sec. 4.8.3 and depicted in Fig. 4.37. Additionally,
similar to the multilevel N-dimensional decomposition, because we do not constraint the
signal to have the sample sizes in every dimension, the architecture is indeed flexible.
The multilevel N-dimensional reconstruction using DWP is also similar to the DWT
case. Here, we also treat all decomposed frequency components as one and let the pro-
cessor takes the advantage of the scheduling by using the overlapping technique.
One final remark regarding the multilevel 1D and N-dimensional DWP decomposi-
tions and also reconstruction is that it is also possible to have different wavelet filters to
decompose each frequency band. The only restriction is that each band needs to be de-
composed independently. Thus, the overlapping method cannot be applied here. The
same principle is also applied in reconstructing the signal. We need to use the corre-
sponding synthesis filter pair to reconstruct each bank independently, in order to achieve
perfect reconstruction.
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4.9 Concluding Remarks
In this chapter, the design of our wavelet processors was detailed. The discussion cov-
ered the architectures of four different PEs that are used as a prediction or an update
atom function to compute the lifting step from the lifting scheme. We discussed also the
context switch that is used to compute wavelet transforms that exercise longer wavelet
filters, memory interface and its bank organization, main FSM that controls the processor,
etc. Additionally, the processes of several possible transforms were detailed to describe
how these transforms are carried out by our processor and to show capabilities of our
processor on performing DWT and DWP transforms.
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As stated in the previous chapter, we maintain the design of our wavelet processor
to be flexible. These flexibilities do not only involve the capabilities of the processor to
perform wavelet transforms with various wavelet filters based on their lifting scheme
representation, or the feature the processor provides in supporting DWT decomposition
and reconstruction, as well as DWP decomposition and reconstruction, and 1D signal
as well as N-dimensional signal. The flexibility of our wavelet processor extends to the
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types of the PEs that can be used in our wavelet processor, i.e. resource-aware PEs, high-
performance PEs, fixed-point PEs, and floating-point PEs, in order to suit the applica-
tion’s demands. The architecture of our wavelet processor does not restrict the size of
the memory that can be implemented in our processor. The memory size in the wavelet
transform plays a role in determining the maximum length of the samples that can be
transformed by the processor without needing to break them into several segments or
tiles. Therefore, by extending our design to accept arbitrary size of memory, we can tar-
get more applications.
The flexibilities also cover the data width of the samples that can be selected and real-
ized. The fixed-point representation of the number can also be chosen during the design
time to determine howmany bits will be used to represent the integer part and howmany
bits will be used to represent the fractional part. Additionally, our floating-point arith-
metic cores also deliver greater flexibilities. They not only support 32-bit single-precision
and 64-bit double-precision, but they can be customized with different sizes of mantissa
and different sizes of exponent.
This chapter discusses in detail about the performances of our wavelet processor. Our
processor is written in VHDL and is based on the modular and parametric approach to
make the design adaptable and to deliver such flexibility. There are various configura-
tions that can be selected and optimized during the design time to adapt the targeting ap-
plications. Because fixed-point arithmetic and floating-point arithmetic cannot be joined
together without needing additional wrapper, which will consume additional logics, we
decide to have either wavelet processor that is based on fixed-point arithmetic or wavelet
processor that is based on floating-point arithmetic directly during the design time. Also,
we implement a centralized controller that organizes the chained PEs. Thus, it allows us
to simplify the architecture of the PEs. Because the PEs are designed to be simple, in the
way that each PE does not need FSM attached on it to control the behaviour of the PE, the
resource-aware PEs that exploit the time-sharing feature cannot be put together with the
high-performance PEs that utilize twomultipliers and two adders. Although it is feasible,
this kind of mixing does not deliver any advantage, while the chained PEs work based
on the slowest ones, i.e. the resource-aware versions.
The number of PEs that can be integrated into the processor is freely chosen during
the design time. Therefore we can trade-off between the required chip area and the per-
formance. Smaller number of PEs means that more in-between transforms will take place
in order to compute wavelet filters that have longer lifting scheme representation. This
also means that the processor requires more time to compute the transforms. In con-
trary, larger number of PEs contribute to larger chip area, and also some degradation of
the achievable operating frequency due to the interconnections. The size of the contexts
can also be chosen during the design to adapt the applications need. In order to reduce
the size of the look-up tables that are used for maskings, we can also set the maximum
allowable decomposition or reconstruction level that the wavelet processor can handle.
Independent from the size of the samples, we also provide two options for the mem-
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ory organization, i.e. 1×2 banks and 2×2 banks, that can be integrated into the processor
with the later is used to decrease the data preparation time. As we will detail shortly, we
also investigate that integrating DWP decomposition and reconstruction features in the
wavelet processor consumes additional chip area and slightly decreases the achievable
operating frequency. Taking into account that most applications require only DWT trans-
forms, we can enable the feature of DWP decomposition and reconstruction in the design
time.
Because the processor is designed to offer greater flexibilities, we provide analysis
on several components that are integrated in the processor. Sec. 5.1 details the analysis
of the floating-point arithmetics used in the floating-point-based PEs. Sec. 5.2 discusses
the impact of different types of PEs, starting from resource-aware and high-performance
fixed-point PEs, and followed by their floating-point counterparts. Sec. 5.3 covers the
analysis of increasing the number of PEs employed in the processor and Sec. 5.4 details
the analysis of exploiting additional banks in order to increase the throughput. Because
not all applications require the DWP decomposition and reconstruction features, it is by
default disabled. Sec. 5.5 examines the impact of adding DWP in our wavelet processor.
Sec. 5.6 explains the performance of our wavelet processors for 1D and 2D signals and
Sec. 5.7 details their corresponding benchmarks. Sec. 5.8 gives a comparison with other
existing architectures and Sec. 5.9 concludes this chapter.
5.1 Analysis on Floating-Point Arithmetic Cores
The hardware realization of the fixed-point arithmetics used in fixed-point PEs is straight-
forward despite the diversities in data width implementation. Additionally, we use the
generic integer-based multiplier and adder to realize both fixed-point arithmetic func-
tions with additional shifting to realign the result. In other words, we let the underlying
CAD tools to optimize these arithmetic functions. In contrary, although the same princi-
ples are used to realize the floating-point multiplier and adder, some design considera-
tions need to be investigated to make them customizable, in order to adapt with different
data widths and also different floating-point representations. Besides the single-precision
and double-precision formats which are well defined, our floating-point arithmetics can
be set to have different representations, not only in term of the data widths, but also in
term of the number of bits used for mantissa, the number of bits used for exponents, and
the number of bits used as guard bits. All of these configurations are supported by our
floating-point arithmetic architectures.
5.1.1 2-Stage Floating-Point Multiplier
In the previous chapter, we stated that there exist abundant floating-point multiplier ar-
chitectures. For the sake of the simplicity of the design, we utilize the relatively straight-
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Tab. 5.1: Estimated area and frequency of the floating-point multiplier.
Data Width
Est. Area % Area for Est. Frequency
Remarks
(in µm2) Logic (in MHz)
16-bit 31250 92.20% 641.03 10-bit mantissa, 5-bit exponent
20-bit 40704 92.93% 512.82 14-bit mantissa, 5-bit exponent
24-bit 48381 93.08% 398.41 18-bit mantissa, 5-bit exponent
28-bit 92397 95.85% 362.32 21-bit mantissa, 6-bit exponent
32-bit 98103 95.52% 353.36 23-bit mantissa, 8-bit exponent
48-bit 166309 96.23% 208.33 38-bit mantissa, 9-bit exponent
64-bit 244675 96.65% 132.63 52-bit mantissa, 11-bit exponent
forward implementation of the floating-point multiplier by using two-stage architecture
to distribute the critical paths. Because we are targeting the middle-range floating-point
resolution, i.e. up to 32-bit single-precision format, one can directly oversee the perfor-
mance degradation if the architecture is synthesized for higher data width. To justify the
performance of our floating-point multiplier, we synthesize the multiplier with different
configurations. Our floating-point multiplier supports two types of rounding, i.e. round-
ing to zero and rounding to nearest. Since rounding to nearest delivers a better rounding
mechanism with slightly increase in the chip area, we use rounding to nearest with three
guard bits on all floating-point arithmetics. The model is simulated with ModelSim pro-
vided by ModelTech in order to verify the functionalities of the floating-point multiplier.
We use 0.18-µm technology with the UMC library in our process. Design Vision from
Synopsys is used to synthesize the architecture. Tab. 5.1 lists the synthesis results of the
estimated area and the estimated operating speed of our floating-point multiplier with
different data widths. Fig. 5.1 shows the relation of the achievable operating speed and
the estimated area with various data widths. Five different data widths ranging from
16-bit up to 32-bit are detailed intensively because those are within our range of interest.
Additionally, two floating-point representations, i.e. 48-bit and 64-bit double-precision,
are also given. As we mentioned earlier, our floating-point multiplier architecture is not
efficient for the high-resolution representations. It is caused by the integer multiplier that
uses only one stage to compute its result. Nonetheless, because we are focusing on the
lower resolution representation, i.e. up to 32-bit single-precision, the performance of the
floating-point multiplier with two stages is sufficient. For the non-standard formats, the
parameters for mantissa and exponent are chosen to provide higher precision.
5.1.2 4-Stage Floating-Point Adder
Besides the floating-point multiplier, we also design two dedicated floating-point adders
that can accept three inputs. In this section, we detail the performance of the 4-stage
floating-point adder with three inputs. The same configuration as in the floating-point
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Fig. 5.1: Estimated frequency and area of floating-point multiplier for various data widths.
Tab. 5.2: Estimated area and frequency of the 4-stage floating-point adder.
Data Width
Est. Area % Area for Est. Frequency
(in µm2) Logic (in MHz)
16-bit 38262 82.73% 714.29
20-bit 47752 83.19% 657.89
24-bit 52213 81.88% 552.49
28-bit 71911 84.72% 520.83
32-bit 77114 84.25% 507.61
48-bit 115370 84.74% 458.72
64-bit 160215 85.60% 434.78
multiplier is taken. The model is also verified with ModelSim and the design is syn-
thesized with UMC 0.18-µm process. To ease the configuration and also the integration
with our wavelet processor, we also provide two different rounding mechanisms in our
floating-point adder, i.e. rounding to zero and rounding to nearest. Similarly, rounding to
nearest, which provides better rounding performance which slightly adds up the number
of logics, is used. Three guard bits are also taken to guard the arithmetic operations inside
the adder. Tab. 5.2 summarizes the synthesis results of different data width implemen-
tations of our 4-stage 3-input floating-point adder and Fig. 5.2 depicts the trend of the
frequency versus area used by the adder. Note that we also use the same floating-point
format for each data width as in the floating-point multiplier.
As we can see from the table and also from the figure, the achievable operating speed
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Fig. 5.2: Estimated frequency and area of 4-stage floating-point adder for various data widths.
Tab. 5.3: Estimated area and frequency of the 3-stage floating-point adder.
Data Width
Est. Area % Area for Est. Frequency
(in µm2) Logic (in MHz)
16-bit 49236 87.85% 574.71
20-bit 52329 86.51% 490.20
24-bit 74927 89.16% 431.03
28-bit 90984 90.01% 423.73
32-bit 99003 89.70% 414.94
48-bit 174153 91.74% 377.36
64-bit 231575 92.02% 359.71
of the adder is quite linear in the higher data width range. In the lower region, the per-
formance is mostly affected by the exponent processing blocks that are chained with shift
block and add/sub block. The area consumption is linearly increased, similar as in the
normal adder.
5.1.3 3-Stage Floating-Point Adder
To couple with the high-performance architecture where three inputs are available at the
same time and they have to be processed at the same clock cycle, we also optimize the
design of our 3-input floating-point adder. Contrary to the 4-stage floating-point adder
where the third input is fed at the next clock cycle, the number of pipelines in this archi-
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Fig. 5.3: Estimated frequency and area of 3-stage floating-point adder for various data widths.
tecture is reduced into three and all three inputs are processed at the same clock cycle. As
one can directly notice, reducing the number of pipelines contributes to the lower achiev-
able operating speed, which is also the case here. Tab. 5.3 summarizes the estimated area
and frequency of our 3-stage 3-input floating-point adder and Fig. 5.3 shows the perfor-
mance and area versus the data width. The design is also synthesized with the same
0.18-µm process.
5.1.4 Discussion on the Floating-Point Cores
Multiplier and adder are the arithmetic operations used in our PE to compute the pre-
diction and the update of a lifting step. Therefore, the performance of the PE depends
mainly on the performance of these arithmetic operations. Fig. 5.4 plots the achievable
operating speed for each data width for our 2-stage floating-point multiplier and 4-stage
and 3-stage floating-point adders to give us a better overview of the performance limit of
the PEs that are based on floating-point arithmetics.
Because our range of interest is between 16-bit and 32-bit, we restrict our discussions
within this range. Contrary to the realization of the resource-aware floating-point PEs
which is limited by the performance of the floating-point multiplier, the achievable op-
erating speed of high-performance floating-point PEs is affected by both multiplier and
adder. For the low data widths, the achievable performance is mainly affected by the
floating-point adder whereas for the middle range, the floating-point multiplier will be
the major bottleneck in achieving a higher operating speed. Additionally, we must not
ignore the fact that the realization of high-performance PEs requires two floating-point
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Fig. 5.4: Estimated frequency of floating-point arithmetics.
Tab. 5.4: Fixed-point mapping.
Data Width Shifter
16-bit 9
20-bit 13
24-bit 17
28-bit 21
32-bit 25
multipliers, which will increase the chip area.
5.2 Analysis on Different Types of PEs
The analysis of the arithmetic cores alone does not tell us much about the performance
of the PE. For this purpose, we synthesize four different types of PEs, i.e. resource-aware
fixed-point PEs, high-performance fixed-point PEs, resource-aware floating-point PEs,
and high-performance floating-point PEs. Recall also our discussion regarding the nor-
malizer units that are placed at the top and at the bottom of the chained PEs. Because
adding normalization to the PEs costs additional multiplexers, and on some PEs it also
requires additional FIFO to synchronize the outputs, the chip area used for these PEs is
larger than the normal PEs and the achievable operating speed decreases slightly. We also
provide synthesis results of the PEs that include this feature to give us knowledge about
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Tab. 5.5: Estimated area and frequency of the normal PEs and the PEs with normalizer that are
based on fixed-point arithmetics.
Type Data Width
Est. Area % Area Est. Freq. Est. Area % Area Est. Freq.
(in µm2) for Logic (in MHz) (in µm2) for Logic (in MHz)
Normal PE Top/Bottom PE
R
es
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u
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e
16-bit 96626 41.81% 366.30 101039 43.78% 342.47
20-bit 124050 45.24% 332.23 127111 46.05% 315.46
24-bit 156310 49.06% 317.46 161135 50.18% 300.30
28-bit 172966 47.31% 282.49 178918 48.67% 269.54
32-bit 229847 55.18% 268.10 238040 56.39% 261.78
Normal PE Top/Bottom PE
H
ig
h
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16-bit 134508 49.20% 362.32 138914 50.29% 354.61
20-bit 177725 53.25% 335.57 178424 52.99% 330.03
24-bit 224854 56.47% 317.46 228186 56.79% 310.56
28-bit 252991 55.52% 287.35 257645 56.03% 277.78
32-bit 359671 64.57% 271.74 370502 65.42% 266.67
the increase of chip area and decrease of operating speed of these types of PEs. Tab. 5.5
summarizes the synthesis report of the fixed-point PEs, including the PEs with the nor-
malizer unit, i.e. the PEs that are placed at the top and at the bottom of the chained PEs.
Likewise, Tab. 5.6 summarizes the synthesis report of the floating-point PEs, including
also the PEs with the normalizer unit. The designs are synthesized using UMC 0.18-µm
process. For fixed-point architectures, the fixed-point locations are set during the design
time and given in Tab. 5.4. Note that increasing the data width in fixed-point architec-
tures does not always mean that the sample range that can be processed by the PEs also
increases. Here, we focus on processing 8-bit samples. The value of shifter increases
with increasing the data width in order to deliver higher precision. It tells us the amount
of the shift to right operation after the integer multiplication. Therefore, in fixed-point
implementations, the input samples need to be magnified by performing the shift to left
operation with some value during the sample preparation to achieve better signal to noise
ratio.
The PE alone cannot be synthesized directly because it needs the context switch that
stores the configurations of the PE. The synthesis results shown in Tab. 5.5 and Tab. 5.6 in-
clude also the context switch module. Note that the size of contexts can be freely chosen.
For this purpose, we provide 8 available contexts for the PE. Additionally, the maximum
depth of unit delays used to store samples from both inputs is also adjustable and for this
purpose, 8 unit delays are chosen. Tab. 5.7 and Tab. 5.8 detail the area consumption of the
main components of the PEs. The adder in the fixed-point PEs consumes a very small chip
area whereas multiplier requires a much larger area. In contrary, adder and multiplier in
the floating-point PEs moderately require same chip area. In the high-performance fixed-
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Tab. 5.6: Estimated area and frequency of the normal PEs and the PEs with the normalizer that are
based on floating-point arithmetics.
Type Data Width
Est. Area % Area Est. Freq. Est. Area % Area Est. Freq.
(in µm2) for Logic (in MHz) (in µm2) for Logic (in MHz)
Normal PE Top/Bottom PE
R
es
o
u
rc
e
A
w
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e
16-bit 115251 42.17% 473.93 116122 42.07% 467.29
20-bit 147816 45.41% 421.94 148603 45.19% 421.94
24-bit 179556 47.22% 392.16 182727 47.74% 389.11
28-bit 213151 49.05% 367.65 216838 49.61% 367.65
32-bit 238598 48.76% 354.61 242607 49.30% 354.61
Normal PE Top/Bottom PE
H
ig
h
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16-bit 151184 49.48% 401.60 152119 49.33% 389.10
20-bit 197078 53.00% 362.32 199249 53.24% 352.11
24-bit 243630 55.52% 334.45 253348 56.90% 328.95
28-bit 309648 59.74% 318.47 303751 58.75% 311.53
32-bit 340462 58.61% 309.60 352600 59.83% 306.75
 50000
 100000
 150000
 200000
 250000
 300000
 350000
 400000
16-bit 20-bit 24-bit 28-bit 32-bit
Ar
ea
 (µ
m
2 )
Fixed-Point Normal
Fixed-Point Top/Bottom
Floating-Point Normal
Floating-Point Top/Bottom
(a) Estimated Area
 200
 300
 400
 500
16-bit 20-bit 24-bit 28-bit 32-bit
Fr
eq
ue
nc
y 
(M
Hz
)
Fixed-Point Normal
Fixed-Point Top/Bottom
Floating-Point Normal
Floating-Point Top/Bottom
(b) Estimated Frequency
Fig. 5.5: Estimated area and estimated frequency of resource-aware fixed-point and floating-point
PEs.
point and floating-point PEs, two multipliers are used, therefore the area used by the
multipliers is two folds compared to the resource-aware PEs. The same reason applies
for the fixed-point adder. In contrary, our 3-stage floating-point adder with three inputs
for high-performance PEs slightly adds the chip area compared to 4-stage floating-point
adder for resource-aware PEs. Other main contributions are context switch and unit de-
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Fig. 5.6: Estimated area and estimated frequency of high-performance fixed-point and floating-
point PEs.
Tab. 5.7: Details of area usage of the fixed-point PEs (all values are in µm2).
Type D.Width Mult. Add. Context Delay Mult. Add. Context Delay
Normal PE Top/Bottom PE
R
es
o
u
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e
A
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e
16-bit 23128 2181 36965 28831 23276 2116 37643 30043
20-bit 33924 2874 43365 37146 33843 2680 44071 36546
24-bit 51226 3374 49981 43400 48590 3251 50423 46552
28-bit 55596 4045 56022 48029 55913 3964 56687 49193
32-bit 93913 4542 62651 57619 95838 4522 63463 58222
Normal PE Top/Bottom PE
H
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16-bit 44471 4312 36833 43610 43217 4267 37540 45868
20-bit 67096 5383 43252 55439 63573 5342 44117 55264
24-bit 97742 6571 49838 62870 92084 6525 50471 67150
28-bit 107122 7854 56512 72334 105810 7883 56780 74054
32-bit 187822 8970 62683 89807 189241 9057 63512 92149
lays. Depending on the type of the PE and the data width, these components can occupy
more than half of the chip area. Therefore, reducing the size of the context switch and the
depth of the unit delay will greatly reduce the total chip area, especially when more PEs
are employed.
From Tab. 5.5 and Tab. 5.6, we can notice directly that adding the normalization fea-
ture to the PE adds up the chip area. Therefore, these PEs are only implemented at the
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Tab. 5.8: Details of area usage of the floating-point PEs (all values are in µm2).
Type D.Width Mult. Add. Context Delay Mult. Add. Context Delay
Normal PE Top/Bottom PE
R
es
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e
16-bit 16725 28792 36736 24576 15889 28536 37566 24575
20-bit 27069 36020 43346 30869 25889 35804 44068 30892
24-bit 36856 43626 49668 36727 37588 43642 50442 36691
28-bit 49000 51009 55738 42701 49297 51445 56767 42701
32-bit 54125 56770 62254 48800 54696 56857 63347 48839
Normal PE Top/Bottom PE
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16-bit 32959 32095 36743 43246 31714 30959 37556 43459
20-bit 50481 39897 43484 55568 49248 39591 44149 55668
24-bit 70989 48064 49706 65761 73618 48129 50461 67902
28-bit 99932 66879 56261 75950 97384 56886 56983 77492
32-bit 113812 67801 62712 83995 114560 68004 63483 89224
top and at the bottom of the chained PEs. High-performance PEs consumemore chip area
in both fixed-point and floating-point architectures because two multipliers are used. In
the fixed-point implementations, the performance of the PEs that have normalizer unit is
lower than the ones without normalizer unit. Nevertheless, this is not always the case in
the floating-point implementations. Adding normalizer unit consumes only additional
logic on some data width implementations on the PE that are based on floating-point
arithmetic.
The fixed-point architectures achieve lower operating speed compared to the floating-
point architectures on the same data width. It is not a surprise because the floating-point
arithmetics are pipeline-based whereas the fixed-point arithmetics require only one clock
cycle to perform their task. One interesting point is that chip areas on resource-aware
floating-point architectures do not differ too much from the same fixed-point ones. In
the 32-bit implementations, they even consume less chip area. In high-performance ar-
chitectures, the area consumption of floating-point architectures is even more efficient
compared to the fixed-point ones. This happens because in high-performance architec-
tures, the multipliers dominate the chip area if the designs are optimized for speed. In
floating-point multiplication, the size of the mantissas are smaller than the size of the
fixed-point numbers, e.g. for single-precision floating-point representation, we need to
multiply two 23-bit mantissas (plus additional hidden bit and guard bits), whereas in 32-
bit fixed-point, we need to multiply two 32-bit integers. Fig. 5.5 and Fig. 5.6 give better
representations of both estimated area and frequency for both architectures. These results
also show us that our 3-input floating-point adders are area efficient.
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Tab. 5.9: Estimated area and frequency of the fixed-point wavelet processors with different num-
bers of PEs.
Type Data Width
Est. Area % Area Est. Freq. Est. Area % Area Est. Freq.
(in µm2) for Logic (in MHz) (in µm2) for Logic (in MHz)
4 PEs 8 PEs
R
es
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e
16-bit 1190779 32.82% 320.51 1613353 33.18% 319.49
20-bit 1482630 33.61% 300.30 2027300 34.95% 300.30
24-bit 1786319 34.57% 283.29 2447721 36.29% 283.29
28-bit 2075246 34.80% 261.10 2833377 36.47% 259.74
32-bit 2462826 37.57% 244.50 3403854 40.05% 244.50
4 PEs 8 PEs
H
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16-bit 1705183 50.05% 346.02 2266971 47.99% 343.64
20-bit 2044817 48.71% 318.47 2750951 47.50% 316.46
24-bit 2509156 50.36% 304.88 3413945 49.91% 304.88
28-bit 2907810 50.39% 280.90 3968071 50.22% 278.55
32-bit 3433965 52.25% 261.78 4606610 51.36% 261.10
5.3 Analysis on Different Number of PEs
Previous section discusses the performance of four different types of PEs along with the
PEs that are placed at the top and at the bottom of our wavelet processor. Each type of PE
is synthesized to provide detail information regarding the estimated chip area and also
estimated operating speed. The PE alone is in fact only an atom function of a prediction
or an update. Therefore, only analyzing the performance of the PEs is not enough. This
section deals with the complete package of the wavelet processor. As we detailed in
Chap. 4, the wavelet processor consists of chained PEs, memory banks, FSM, source and
sink, etc. We also stated that our wavelet processor offers greater flexibility, not only in
terms of customizable data width and two different arithmetic cores, i.e. fixed-point and
floating-point, but also in terms of the size of the memory, the memory organization, the
size of the contexts, etc. Because it will not be possible to cover the whole parameter
variations that can be applied to realize the processor, we select some of the important
parameter configurations to give us a better insight of the processor.
One of the parameters that play an important role in designing the wavelet proces-
sor is the number of PEs that will be integrated inside the processor. The processor
with higher number of PEs is able to compute longer lifting steps without using the in-
between transform feature, which will decrease the computation throughput. Even if the
in-between feature must be used in order to compute wavelet transforms that exercise
longer lifting steps, the number of in-between transforms that will be carried out will be
smaller for the processor with higher number of PEs. Nevertheless, increasing the num-
ber of PEs implemented in the processor consumes also additional chip area. Therefore,
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Tab. 5.10: Estimated area and frequency of the floating-point wavelet processors with different
numbers of PEs.
Type Data Width
Est. Area % Area Est. Freq. Est. Area % Area Est. Freq.
(in µm2) for Logic (in MHz) (in µm2) for Logic (in MHz)
4 PEs 8 PEs
R
es
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e
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e
16-bit 1288972 33.57% 467.29 1839602 35.27% 454.55
20-bit 1609921 34.54% 420.17 2290049 36.37% 409.84
24-bit 1926188 35.05% 381.68 2752967 37.38% 380.23
28-bit 2252560 35.73% 363.64 3221467 38.26% 361.01
32-bit 2559636 35.78% 354.61 3665776 38.54% 354.61
4 PEs 8 PEs
H
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16-bit 1803424 50.22% 386.10 2452631 48.16% 384.62
20-bit 2153434 48.75% 344.83 2979621 47.82% 343.64
24-bit 2603814 49.73% 321.54 3614205 49.20% 316.46
28-bit 3074730 50.72% 307.69 4345572 51.21% 307.69
32-bit 3523820 51.13% 303.95 4978551 51.68% 302.11
choosing the right number of PEs will depend strongly on the applications. To justify the
performances of the wavelet processors that carry different number of PEs, we synthesize
our wavelet processor with different numbers of PEs. Four cases are also considered here
to cope with four different types of PEs, i.e. resource-aware fixed-point wavelet processor,
high-performance fixed-point wavelet processor, resource-aware floating-point wavelet
processor, and high-performance floating-point wavelet processor. Some parameters are
fixed in all cases to give a better comparison. The wavelet processors are synthesized
using 0.18-µm process, carry 1×2 banks with 512 words, have 16 contexts on each PE, do
not support DWP decomposition and reconstruction. Two different numbers of PEs are
taken here, i.e. 4 and 8 PEs configuration. Tab. 5.9 and Tab. 5.10 summarize the synthesis
results for both fixed-point and floating-point wavelet processors.
Because of the modular design of the PEs, interconnection demand between PEs are
only limited with the neighbouring PEs, and source and sink blocks for the PEs located
at the top and at the bottom. Therefore, increasing the number of PEs employed into the
processor only increases the required chip area at most instances.
5.4 Analysis on Different Memory Organizations
Besides supporting different types of arithmetics, i.e. fixed-point and floating-point arith-
metics, and different numbers of PEs, the size of the memory that can be integrated inside
the wavelet processor is also flexible. Nevertheless, we are not focusing on the maximum
number of samples our wavelet processor is able to execute the transform without divid-
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Tab. 5.11: Estimated area and frequency of the fixed-point wavelet processors with different mem-
ory configurations.
Type Data Width
Est. Area % Area Est. Freq. Est. Area % Area Est. Freq.
(in µm2) for Logic (in MHz) (in µm2) for Logic (in MHz)
1×2×512 2×2×512
R
es
o
u
rc
e
A
w
ar
e
16-bit 1613353 33.18% 319.49 2434805 31.78% 319.49
20-bit 2027300 34.95% 300.30 3038418 32.62% 300.30
24-bit 2447721 36.29% 283.29 3661089 33.52% 283.29
28-bit 2833377 36.47% 259.74 4240929 33.50% 259.74
32-bit 3403854 40.05% 244.50 5036176 36.33% 244.50
1×2×512 2×2×512
H
ig
h
P
er
fo
rm
an
ce
16-bit 2266971 47.99% 343.64 3453612 48.94% 340.14
20-bit 2750951 47.50% 316.46 4135395 47.41% 316.46
24-bit 3413945 49.91% 304.88 5045498 48.74% 303.03
28-bit 3968071 50.22% 278.55 5897558 49.17% 278.55
32-bit 4606610 51.36% 261.10 7036980 51.55% 258.40
Tab. 5.12: Estimated area and frequency of the floating-point wavelet processors with different
memory configurations.
Type Data Width
Est. Area % Area Est. Freq. Est. Area % Area Est. Freq.
(in µm2) for Logic (in MHz) (in µm2) for Logic (in MHz)
1×2×512 2×2×512
R
es
o
u
rc
e
A
w
ar
e
16-bit 1839602 35.27% 454.55 2656361 33.23% 454.55
20-bit 2290049 36.37% 409.84 3313078 34.02% 409.84
24-bit 2752967 37.38% 380.23 3968616 34.52% 380.23
28-bit 3221467 38.26% 361.01 4634999 35.08% 361.01
32-bit 3665776 38.54% 354.61 5268309 35.11% 352.11
1×2×512 2×2×512
H
ig
h
P
er
fo
rm
an
ce
16-bit 2452631 48.16% 384.62 3656284 49.24% 381.68
20-bit 2979621 47.82% 343.64 4363582 47.63% 343.64
24-bit 3614205 49.20% 316.46 5266696 48.50% 315.46
28-bit 4345572 51.21% 307.69 6268334 49.86% 307.69
32-bit 4978551 51.68% 302.11 7159382 50.07% 302.11
ing the samples blockwise. On this analysis, we measure the effects of using two different
memory bank configurations, i.e. 1×2 and 2×2 banks, in respect to the chip area and the
achievable operating speed.
Same as the previous analysis, four different cases are also examined here, i.e. resource-
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Tab. 5.13: Details of area usage of the fixed-point wavelet processors with different memory con-
figurations (all values are in µm2).
Type Data Width PEs Memory Others PEs Memory Others
1×2×512 2×2×512
R
es
o
u
rc
e
A
w
ar
e
16-bit 735053 816428 62255 738288 1632876 64413
20-bit 950106 1013528 64153 945751 2027056 66413
24-bit 1171727 1210638 65996 1172171 2421296 68172
28-bit 1358100 1407741 68314 1355571 2815482 70514
32-bit 1729449 1604824 70930 1754767 3209628 72864
1×2×512 2×2×512
H
ig
h
P
er
fo
rm
an
ce
16-bit 1000367 1200322 65994 984493 2400599 72906
20-bit 1297133 1385272 68802 1294935 2769391 76621
24-bit 1692220 1650643 74774 1670743 3300602 83981
28-bit 1976882 1918183 79821 1985112 3836303 80078
32-bit 2344889 2186339 83810 2586749 4372024 79448
Tab. 5.14: Details of area usage of the floating-point wavelet processors with different memory
configurations (all values are in µm2).
Type Data Width PEs Memory Others PEs Memory Others
1×2×512 2×2×512
R
es
o
u
rc
e
A
w
ar
e
16-bit 958782 816428 64703 957217 1632857 66985
20-bit 1210369 1013528 66636 1215665 2027056 70811
24-bit 1474829 1210638 68157 1476878 2421296 71012
28-bit 1744130 1407722 70951 1747620 2815463 73083
32-bit 1989156 1604804 71990 1984822 3209628 73863
1×2×512 2×2×512
H
ig
h
P
er
fo
rm
an
ce
16-bit 1185291 1200293 66732 1186164 2400579 73907
20-bit 1525319 1385020 70709 1522118 2769404 78783
24-bit 1892492 1650372 76660 1892044 3300602 82588
28-bit 2352382 1918231 82470 2354557 3836274 78864
32-bit 2715629 2186048 85665 2707171 4372050 81834
aware fixed-point wavelet processor, high-performance fixed-point wavelet processor,
resource-aware floating-point wavelet processor, and high-performance floating-point
wavelet processor. Some parameters are also fixed for all the cases and they are given
exactly as in the previous analysis with different number of PEs. Here, we also fix the
number of PEs to 8.
Details of the area consumption are summarized in Tab. 5.13 and Tab. 5.14. It is obvi-
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Tab. 5.15: Estimated area and frequency of the fixed-point wavelet processors without and with
DWP support.
Type Data Width
Est. Area % Area Est. Freq. Est. Area % Area Est. Freq.
(in µm2) for Logic (in MHz) (in µm2) for Logic (in MHz)
DWT & IDWT only DWT, IDWT, DWP, IDWP
R
es
o
u
rc
e
A
w
ar
e
16-bit 1613353 33.18% 319.49 1620194 33.22% 319.49
20-bit 2027300 34.95% 300.30 2031306 34.88% 300.30
24-bit 2447721 36.29% 283.29 2461216 36.48% 283.29
28-bit 2833377 36.47% 259.74 2832506 36.31% 257.73
32-bit 3403854 40.05% 244.50 3414316 40.11% 244.50
DWT & IDWT only DWT, IDWT, DWP, IDWP
H
ig
h
P
er
fo
rm
an
ce
16-bit 2266971 47.99% 343.64 2268855 47.86% 343.64
20-bit 2750951 47.50% 316.46 2756589 47.47% 315.46
24-bit 3413945 49.91% 304.88 3428551 50.02% 304.88
28-bit 3968071 50.22% 278.55 3978596 50.26% 278.55
32-bit 4606610 51.36% 261.10 4816143 53.39% 259.07
ous that memories consume the most of the chip area. Using 2×2 memory banks configu-
ration doubles the area used for memories, while keeping the chip area for the PEs almost
constant. One interesting fact drawn from these tables is that the controller occupies very
small footprint and does not increase vastly with the increasing of the data width.
5.5 Analysis on Supporting Wavelet Packet
In addition to the DWT decomposition and reconstruction, our wavelet processor has
also capability to perform DWP decomposition and reconstruction. Because not all ap-
plications require these features, we decided to include these features during the design
time. Therefore, for the wavelet processors that are not synthesized with DWP feature on,
they can only compute DWT. For the wavelet processors that are synthesized with DWP
feature on, they can compute both DWT and DWP, depending on the selected mode.
Tab. 5.15 and Tab. 5.16 summarize the estimated area and estimated frequency of the
different types of wavelet processors with and without DWP feature for different data
widths. Some configurations are fixed and the same as previous implementations in order
to give a better justification. 8 contexts are available for the processor, 8 delay units are
implemented, the processors have 8 PEs, and 1×2 memory banks configuration is used in
order to minimize the synthesis time.
Although DWP decomposition and reconstruction are more complex compared to
DWT decomposition and reconstruction, the algorithm to compute DWP itself is basically
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Tab. 5.16: Estimated area and frequency of the floating-point wavelet processors without and with
DWP support.
Type Data Width
Est. Area % Area Est. Freq. Est. Area % Area Est. Freq.
(in µm2) for Logic (in MHz) (in µm2) for Logic (in MHz)
DWT & IDWT only DWT, IDWT, DWP, IDWP
R
es
o
u
rc
e
A
w
ar
e
16-bit 1839602 35.27% 454.55 1845043 35.25% 454.55
20-bit 2290049 36.37% 409.84 2299893 36.47% 409.84
24-bit 2752967 37.38% 380.23 2757322 37.33% 380.23
28-bit 3221467 38.26% 361.01 3230531 38.31% 361.01
32-bit 3665776 38.54% 354.61 3677050 38.62% 354.61
DWT & IDWT only DWT, IDWT, DWP, IDWP
H
ig
h
P
er
fo
rm
an
ce
16-bit 2452631 48.16% 384.62 2456928 48.10% 381.68
20-bit 2979621 47.82% 343.64 2990836 47.89% 343.64
24-bit 3614205 49.20% 316.46 3631768 49.34% 316.46
28-bit 4345572 51.21% 307.69 4333289 50.98% 303.03
32-bit 4978551 51.68% 302.11 4948876 51.32% 298.51
the same as DWT. The only difference is that all frequency bands need to be processed.
Because the samples and the results are stored in two different memory locations, the it-
eration for DWP can be scheduled in a simple manner. Additionally, the address masking
techniques that we use to compute DWT can be easily extended to compute DWP with-
out significant effort. Therefore, the processors that also support DWP decomposition
and reconstruction do not differ too much compared to the processors that support DWT
decomposition and reconstruction only. The estimated frequency of the DWP-capable
processors is at most of instances the same as the DWT-only processors.
5.6 Performances
In order to realize the fixed-point multiplication between the samples and the coefficients,
we utilized an integer multiplier and a shifter to reduce the hardware cost for fixed-point
wavelet processors. As the compensation, this implementation leads to errors caused by
the rounding of the wavelet coefficients and the cropping of the multiplication results.
Although the same issues occur on the floating-point wavelet processors, these issues are
relaxed because the floating-point representation offers higher dynamic range.
5.6.1 Performances on 1D Signals
To measure the level of correctness of our design, we perform DWTs/DWPs and their
corresponding inverse transforms on some predefined signals. Three different 8-bit full-
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swing signals, i.e. sine, sawtooth, and random, which are used as references, are forward
and inverse transformed using (9,7), Daub-4, Daub-6, Symlet-6, and Coiflet-2 wavelet
filters. We do not use (5,3) wavelet filter because this filter is integer-based filter with
integer-based coefficients. Therefore, if we exercise this filter, the reconstructed signals
are exactly the same as the original signals. That is why it is used for lossless transform
of JPEG2000. The random signal has a uniform distribution.
The lifting step coefficients of these wavelet filters are summarized in Tab. 5.17. These
coefficients are shortened to save space. In case of fixed-point arithmetics, because the
coefficients have to be represented as integers, depending on the data width, they will be
magnifiedwith some factor, and the result will be rounded and used as lifting coefficients.
In case of floating-point arithmetics, we only need to convert the floating-point number
to the target format. ModelSim is used to compare and verify the results. The SNR is
computed using:
SNR(dB) = 20 × log10
( ∑|signal|∑|signal − result|
)
(5.1)
where signal corresponds to the input vector and result corresponds to the output of the
decomposition and followed by the reconstruction.
Becausewavelet transform is amultiresolution signal processing tool, we perform var-
ious levels of DWT and DWP decomposition and reconstruction to give a better overview
of the performance of our wavelet processors. The SNRs of the different data width im-
plementations for different levels of DWTs and DWPs are reported in Fig. 5.7 and Fig. 5.8
for wavelet processors with fixed-point arithmetics. For wavelet processors with floating-
point arithmetics, they are reported in Fig. 5.9 and Fig. 5.10.
Let us have a detailed analysis on the DWT results of the fixed-point wavelet proces-
sors first, as depicted in Fig. 5.7. For 16-bit implementation, the SNRs vary between 26 dB
and 45 dB depending on the signals and the wavelet filters used for the 1-level DWTs. As
we expect, because of the slightly higher dynamic coefficient range in Coiflet-2 wavelet
filter, the resulting SNRs of DWT with this filter are around 10 dB lower compared to
SNRs with Daubechies wavelet filters. The SNRs decrease when more transform levels
are involved. 4-level decomposition lower the achievable SNRs between 3 dB to 10 dB. It
is due to the fact that the resulting low-pass component, which degrades the signal qual-
ity, is transformed again. The SNRs increase linearly with the increasing of data width
because we apply proportional shifting on the corresponding data width realizations. For
32-bit implementations, the SNRs vary between 123 dB and 142 dB for the 1-level DWTs,
depending again on the filters and the signals, and between 120 dB and 135 dB for the
4-level DWTs. DWP decomposes all frequency components. Therefore it has direct im-
pact on the SNRs, especially when higher transform levels are exercised. As depicted in
Fig. 5.8, around 5 dB decrease in the achievable SNRs can be expected for 4-level DWPs
compared to the DWTs.
Note that we implement a fixed shifter that is scaled proportionally with the increase
of the data width. The shift amounts are optimized for samples with 8-bit data width.
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Fig. 5.7: Multilevel DWT using fixed-point wavelet processors with different data width imple-
mentations.
Therefore, even if we increase the processor data width, it does not necessary mean that
the sample range also increases. It only tells us that the computations are performed with
the selected data widths to deliver higher precision. This means that if samples with
higher data width are used, we need to modify the shift amount and/or to rescale the
samples in order to deal with the arithmetic overflow. Therefore, the 32-bit realizations
of our fixed-point wavelet processors deliver higher SNRs, but they suffer from the lim-
ited input range, in this case 8-bit. Additionally, fixed-point implementations are also
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Fig. 5.8: Multilevel DWP using fixed-point wavelet processors with different data width imple-
mentations.
sensitive to the lifting coefficients. If the range of the lifting coefficients used during the
transform is wider, we might need to adjust the shift amount to adapt with higher dy-
namic values in the temporary transform results, and sacrifice the precision as the side
effect. Lastly, performing higher level transforms also leads to higher dynamic values in
the final transform results. Therefore, the decision of the shift amount is an important
issue during the design phase of the fixed-point wavelet processors.
On the other side, the floating-point wavelet processors deliver greater flexibility and
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Fig. 5.9: Multilevel DWT using floating-point wavelet processors with different data width imple-
mentations.
higher dynamic range, by still maintaining the small residues of the final transform re-
sults, especially on the high-pass components. The DWT results of several wavelet filters
with floating-point wavelet processors are depicted in Fig. 5.9. For 16-bit implementa-
tions, SNRs vary between 45 dB and 60 dB for the 1-level DWT, that is around 20 dB higher
compared to the same implementations with fixed-point arithmetics. The reason is obvi-
ous. In the fixed-point realizations, we need to define at the design time the shift amount
in a certain way, so that all possible test input signals can be properly transformed with-
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Fig. 5.10: Multilevel DWP using floating-point wavelet processors with different data width im-
plementations.
out introducing overflow for various wavelet filters and with different levels. Therefore,
in order to avoid overflow in the arithmetics when higher transform levels are computed,
we need to set the shift amount slightly lower. This has impact on the transforms of the
lower levels by reducing the number of bits used for precision. This issue is relaxed in
the floating-point arithmetics. The resulting low-pass components have higher dynamic
range whilst the high-pass components comprise mostly of lower dynamic range com-
pared to the low-pass ones. All of them can be efficiently computed and stored in the
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floating-point format, even with the smaller number of bits used to store the mantissa.
Multilevel transforms do indeed have impact not only on fixed-point wavelet proces-
sor, but also on floating-point wavelet processor. The achievable SNRs decrease along
with the increase of the transform level. For 4-level DWT, the 16-bit floating-point imple-
mentations achieve SNRs between 40 dB and 55 dB, which is still 10 dB to 20 dB higher
compared to the fixed-point wavelet processor with the same data width.
Similar to the fixed-point architectures, by increasing the data width, the achievable
SNRs also increase. The increases are almost linear due to the fact that the number of bits
spent for mantissa does not proportionally grow along with the data width. Therefore,
the achievable SNRs do not scale linearly with the increase of data width. Nevertheless,
the number of bits spent for exponent grows with the increase of data width. It means
that the floating-point architectures with higher data widths have higher computation
range too. This is not the case in the fixed-point architectures. For 32-bit realizations, the
achievable SNRs for 4-level DWTs are between 117 dB and 134 dB, and for 4-level DWPs
are between 116 dB and 131 dB. This indicates that floating-point architectures are less
sensitive for DWPs compared to fixed-point ones.
5.6.2 Performances on 2D Signals
In addition to the analysis on performance with three different synthetic 1D input sam-
ples, we also provide SNR for 2D natural signals. Four different image sources are taken
as references, shown in Fig. 5.11. These images have 8-bit greyscale resolution with the
size of 512×512 pixels. They are transformed using the same four types of wavelet fil-
ters used in the previous SNR performance analysis on 1D signals. We perform 3-level
DWT and DWP of these images. The same cases as in the 1D analysis, the SNRs are com-
puted from the reconstructed signals, that is the cumulative SNRs from decomposition
and reconstruction. These SNRs are plotted in Fig. 5.12.
As we expected, multidimensional transforms lead to lower achievable SNRs com-
pared to 1D transforms. This can be explained as follows. After the first row transforms,
the images are split into two components, i.e. L and H. These components are further
transformed column-wise, which generate LL, LH, HL, HH components. Note that the
low-pass component L is transformed into LL and LH while the high-pass component
H, which contains the details of the image, is transformed into HL and HH. Because
H comprises of the details of the image in one direction, most of the coefficients of this
component have smaller values. Therefore, transforming this high-pass component con-
tributes to a lower SNR. In 3-level 2D DWPs, the signal quality degradation during the
transforms is more dominant. This is because not only LL component is further trans-
formed, but also LH, HL, HH components, which contain the image details, are involved
during the transforms in order to generate 64 tiles with equal size.
Similar to the 1D transforms, the fixed-point architectures achieve lower SNRs com-
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(a) Lena (b) Baboon
(c) Boats (d) Peppers
Fig. 5.11: 2D image sources.
pared to the floating-point architectures. For 16-bit implementation, the SNRs vary be-
tween 17 dB and 34 dB for DWTs and between 14 dB and 30 dB for DWPs, depending on
the image source and on the wavelet filter. The use of Coiflet-2 wavelet filter contributes
to a lower SNRs due to the higher lifting coefficient range. The (9,7) filter on the other
side delivers adequate SNRs between 31 dB and 34 dB for DWTs and between 25 dB and
28 dB for DWPs. The SNRs increase linearly with the increase of data width. The 32-bit
implementation achieves SNRs between 113 dB and 129 dB for DWTs and between 110 dB
and 125 dB for DWPs.
5.6 PERFORMANCES 155
 20
 30
 40
 50
 60
 70
 80
 90
 100
 110
 120
 130
 140
16-bit 20-bit 24-bit 28-bit 32-bit
SN
R 
(dB
)
(9,7) Lena
(9,7) Baboon
(9,7) Boats
(9,7) Peppers
Daub-4 Lena
Daub-4 Baboon
Daub-4 Boats
Daub-4 Peppers
Daub-6 Lena
Daub-6 Baboon
Daub-6 Boats
Daub-6 Peppers
Sym-6 Lena
Sym-6 Baboon
Sym-6 Boats
Sym-6 Peppers
Coif-2 Lena
Coif-2 Baboon
Coif-2 Boats
Coif-2 Peppers
(a) Fixed-point 2D DWT
 20
 30
 40
 50
 60
 70
 80
 90
 100
 110
 120
 130
 140
16-bit 20-bit 24-bit 28-bit 32-bit
SN
R 
(dB
)
(9,7) Lena
(9,7) Baboon
(9,7) Boats
(9,7) Peppers
Daub-4 Lena
Daub-4 Baboon
Daub-4 Boats
Daub-4 Peppers
Daub-6 Lena
Daub-6 Baboon
Daub-6 Boats
Daub-6 Peppers
Sym-6 Lena
Sym-6 Baboon
Sym-6 Boats
Sym-6 Peppers
Coif-2 Lena
Coif-2 Baboon
Coif-2 Boats
Coif-2 Peppers
(b) Fixed-point 2D DWP
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(c) Floating-Point 2D DWT
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Fig. 5.12: SNR values of various 2D images.
The floating-point implementations in the other hand are less sensitive to the SNR
degradation in multidimensional transforms. For 16-bit implementation, the SNRs vary
between 38 dB and 49 dB for DWTs and between 37 dB and 49 dB for DWPs. Interesting
to notice that the achievable SNRs for DWT and DWP do not differ significantly in the
floating-point architectures. Whilst the major contribution to the lower SNRs is the same
as the fixed-point implementations, i.e. the use of Coiflet-2 wavelet filter, the upper bound
of the SNRs in the floating-point implementations are given by the Daub-4 wavelet filter.
The 32-bit single-precision floating-point realizations achieve SNRs between 114 dB and
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128 dB for DWTs and between 114 dB and 127 dB for DWPs.
5.7 Benchmarks
We develop four different types of wavelet processors, i.e. two different architectures
for fixed-point wavelet processors, i.e. resource-aware and high-performance architec-
tures, and their corresponding floating-point architectures. All of them utilize a pipeline
mechanism so that the samples can be fed and computed every two clock cycles in case
of resource-aware fixed-point and resource-aware floating-point wavelet processor, and
every one clock cycle in case of high-performance fixed-point and floating-point wavelet
processor. Because different number of pipelines is used for different architectures, the
computation performance of the wavelet processors also differs between implementa-
tions.
In resource-aware fixed-point wavelet processor, the total latency on each PE is 4 clock
cycles. One clock cycle is consumed by the input registers, 1+1 by the multiplier (two
multiplications are performed), and 1+0 by the adder (two summations are performed
where one cycle is stolen from the multiplier). Additional sample latency (2 clock cycles
per future sample) will add-up to the total latency on the PEs which require this feature.
The PE that is configured to perform the normalization step has latency of 3 clock cycles.
In high-performance fixed-point wavelet processor, the total latency on each PE is also
the same, i.e. 4 clock cycles. One clock cycle is consumed by the input registers, one by
the multipliers, and two by the adders. Because two multipliers are used, the PE that
is configured as normalizer requires only two clock cycles. Further, one clock cycle per
future sample will add-up to the total latency on the PEs which use future samples.
Floating-point realizations add more pipelines in order to boost the operating speed.
In resource-aware floating-point wavelet processor, the total latency on each PE is 7 clock
cycles. One clock cycle is used by the input registers, 2+1 by the multipliers, and 3+0 by
the adders (one cycle is shared with the multiplier). Similar to the fixed-point architecture
of the same type, two clock cycles per future sample will add-up to the total latency. The
PE configured as normalizer requires 4 clock cycles. We further optimize our floating-
point adderwith three inputs to adapt with the high-performance architecture. Therefore,
the total latency on each high-performance floating-point PE is 6 clock cycles. One is used
by input registers, two by the multipliers, and three by the adder. The normalizer of this
type of PE requires only 3 clock cycles.
The computation performance of our wavelet processors does not only depend on the
type of the processor, but also depends on the type of the transform (i.e. DWT or DWP),
the number of transform levels, type of wavelet filters, etc. In order to give more objective
evaluations regarding of the speed of our wavelet processors, we detail the time needed
to compute the transform of (5,3) wavelet filter with different levels and different types
of transforms. Because our wavelet processors can be designed to have arbitrary data
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Tab. 5.18: Benchmarks for 1D signal with (5,3) filter.
Transform
Fixed-Point Floating-Point
Resource- High- Resource- High-
Aware Performance Aware Performance
DWT DWP DWT DWP DWT DWP DWT DWP
1-level Forward 533 533 274 274 541 541 279 279
1-level Inverse 533 533 274 274 541 541 279 279
2-level Forward 1067 1072 549 554 1083 1088 559 564
2-level Inverse 1067 1072 549 554 1083 1088 559 564
3-level Forward 1086 1627 565 850 1110 1651 580 865
3-level Inverse 1086 1627 565 850 1110 1651 580 865
4-level Forward 1364 2214 712 1178 1396 2246 732 1198
4-level Inverse 1364 2214 712 1178 1396 2246 732 1198
5-level Forward 1255 2865 664 1570 1295 2905 689 1595
5-level Inverse 1255 2865 664 1570 1295 2905 689 1595
6-level Forward 1469 3644 779 2090 1517 3674 809 2108
6-level Inverse 1469 3644 779 2090 1517 3634 809 2108
width, which achieve different operating frequencies, the time needed to compute each
transform is measured in terms of the number of clock cycles. Tab. 5.18 summarizes the
results. 512 samples are used as a reference. In all cases, inverse transforms (reconstruc-
tions) consume the same amount of clock cycles as forward transforms (decompositions)
on the same type of wavelet processor. This is obvious because the polyphase represen-
tation of the inverse transform of (5,3) filter is obtained directly by negating the filter
coefficients and by reversing the lifting order. The high-performance wavelet processors
of both types deliver higher throughput because they process two samples every clock
cycle, which leads to almost two folds time reduction. It is not possible to reduce the
number of clock cycles on the high-performance wavelet processors by half because of
the computation latencies introduced by each PE. As floating-point PEs introduce more
pipelines, both floating-point wavelet processors require more clock cycles compared to
the fixed-point wavelet processors of both resource-aware and high-performance archi-
tectures. The same benchmarks for (9,7) wavelet filters are summarized in Tab. 5.19.
The time needed to compute higher levels of forward DWT and inverse DWT does
not always increase proportionally. If we look at the 2-level and 3-level DWT transforms,
they only differ slightly. Furthermore, 5-level DWT requires less time compared to 4-level
DWT. Recall our discussion on transform processes in Sec. 4.8. We perform selective copy
to synchronize the content of both banks. When 2-level DWT decomposition is executed,
the low-pass component L1 in the shadow bank is decomposed into L2 andH2. These two
resulting frequency components are stored in the primary bank, which is the bank to store
the final transform results. The high-pass componentH1 is however stored in the shadow
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Tab. 5.19: Benchmarks for 1D signal with (9,7) filter.
Transform
Fixed-Point Floating-Point
Resource- High- Resource- High-
Aware Performance Aware Performance
DWT DWP DWT DWP DWT DWP DWT DWP
1-level Forward 548 548 286 286 568 568 298 298
1-level Inverse 548 548 286 286 568 568 298 298
2-level Forward 1097 1104 573 582 1137 1146 597 606
2-level Inverse 1097 1104 573 582 1137 1146 597 606
3-level Forward 1131 1680 601 902 1191 1748 637 938
3-level Inverse 1131 1680 601 902 1191 1748 637 938
4-level Forward 1424 2296 760 1270 1504 2398 808 1318
4-level Inverse 1424 2296 760 1270 1504 2398 808 1318
5-level Forward 1330 2992 724 1734 1430 3103 784 1767
5-level Inverse 1330 2992 724 1734 1430 3103 784 1767
6-level Forward 1559 3825 851 2119 1679 4000 923 2152
6-level Inverse 1559 3825 851 2119 1679 4000 923 2152
bank. Therefore, we need to copy the content of H1 to the primary bank. In case of 3-level
DWT decomposition, we do not need to copy the content of H1 from the shadow bank
to the primary bank, because the shadow bank is the final bank to store the transform
results. Still, we need to copy the content of H2 from the primary bank to the shadow
bank. The same principles are applied to optimize the 5-level DWT decomposition, and
so on.
DWP decomposition and reconstruction are more computational intensive because all
frequency components are involved. Additionally, no selective copy which decreases the
computation time is executed in case of DWP transforms. Therefore the time needed to
compute higher level of DWT decomposition and reconstructions increases almost lin-
early with the increase of number of level.
Note that the results in Tab. 5.18 are the time needed by the processor to compute
the transform. They do not include the data preparation time. In case of resource-aware
processors, additional 512 clock cycles are needed to prepare the samples, if we want
to compute the transform of 512 samples. In case of high-performance processors, two
samples can be fed every clock cycle. Thus, we only need 256 additional clock cycles.
During retrieving, because our memory banks are exclusive, read and write operations
can be executed at the same time. Therefore, while we prepare the next samples on one
bank, we can also read the resulting transform from the other bank. More details about
the process can be seen in Sec. 4.7.3.
Typical performance benchmark of awavelet processor is by taking JPEG2000 as a case
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Tab. 5.20: Benchmarks for JPEG2000 with (5,3) filter.
Type
Fixed-Point Floating-Point
Resource- High- Resource- High-
Aware Performance Aware Performance
Clock Cycles 1413888 720384 1428224 729344
16-bit 225 fps 477 fps 318 fps 623 fps
32-bit 172 fps 359 fps 211 fps 409 fps
Tab. 5.21: Benchmarks for JPEG2000 with (9,7) filter.
Type
Fixed-Point Floating-Point
Resource- High- Resource- High-
Aware Performance Aware Performance
Clock Cycles 1440768 741888 1476608 763392
16-bit 221 fps 463 fps 307 fps 595 fps
32-bit 169 fps 349 fps 204 fps 391 fps
study. Because JPEG2000 deals with 2D transform, we need to compute row transforms
first, followed by column transforms. All transforms are iterative 1D transforms on both
dimensions. In other words, we cannot directly compute 3-level DWT decomposition
of row images, followed by 3-level DWT decomposition of column images. The data
preparation will be the main contribution because of this scheme because we need to
feed all row and column images several times.
Let us first have detail observations on resource-aware fixed-point wavelet processor
and the time required to compute 512×512 8-bit greyscale image. From Tab. 5.18, 533 clock
cycles are needed to compute 1D transform. This leads to 21 clock cycles computation
latency which is independent from the signal length. For one row image, we need 512 +
533 = 1045 clock cycles. Because we have 512 row images, the total time to compute row
transforms is 512 × 1045 = 535040 clock cycles. After all row images are transformed,
we need to transform the column images, which is also 535040 clock cycles. Thus, 1-level
DWTdecomposition of 512×512 image requires 2×535040 = 1070080 clock cycles. The next
2D transform involves only a quarter of the size of the original image, i.e. 256×256 image.
With the same computation latency time, the time needed to compute all row images is
(256 + (256 + 21)) × 256 = 136448 clock cycles, which leads to 2 × 136448 = 272896 clock
cycles for the whole row and column images. The last 2D DWT decomposition involves
128×128 image, which requires 2× (128+ (128+ 21))× 128 = 70912 clock cycles. The total
time required to compute 3-level 2D DWT decomposition of 512×512 image is 1413888
clock cycles. For 16-bit realization, it corresponds to (1413888/319.49)µs = 4425.45µs,
and for 32-bit, it corresponds to (1413888/244.50)µs = 5782.77µs. Therefore, the resource-
aware fixed-point wavelet processors can process as much as 225 frame per second (fps)
for 16-bit and 172 fps for 32-bit. The benchmarks of the rest of the architectures for both
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(5,3) and (9,7) wavelet filters are summarized in Tab. 5.20 and Tab. 5.21. The amount of
the clock cycles needed along with their achievable fps for 16-bit and-32-bit realizations
are shown.
5.8 Comparisons
There exist numbers of architectures to compute wavelet transforms based on their lifting
scheme representations. Most of the architectures are dedicated to compute DWT with
(5,3) and (9,7) wavelet filters used in JPEG2000. Therefore, those architectures are much
simpler. Because they are designed to cope with these two wavelet filters and the input
samples are restricted to have 8-bit width, dynamic fluctuations on the temporary and the
final transform results are very small. Additionally, JPEG2000 requires only 3-level DWT
transform on a 2D image. Taking all of these into account makes fixed-point arithmetics
a good candidate to be used as the computation core.
Most of the developed architectures implement various target technologies and fab-
rication processes with specific features and development goals. Thus, it is not easy to
compare them by the same criteria. Nevertheless, we try to compare the performance
of our wavelet processor with the other existing architectures. Tab. 5.22 summarizes the
comparison. Architecture fromAndra et al. [?] uses small amount of calculation resources,
but it uses large amount of memory. Additionally, because (9,7) filter is split into two
stages, which are scheduled for row and column processors, the control scheme of this
architecture is very complex. The sample processing speed of this architecture is only
f/2. It means that it can only compute one sample per clock cycle. Architecture from
Dillen et al. [?] uses FPGA as a target device. Therefore, in order to minimize the wiring
cost and also to cope with dual-port memory in FPGAs, its processing speed is also f/2.
Architecture from Seo et al. [?] is synthesized with 0.35-µm process even it is the latest
development among other architectures. The processing speed of this architecture is f ,
which delivers image processing rate of 219 fps. All of these three architectures support
only 3-level 2D transforms with (5,3) and (9,7) wavelet filters. The last architecture which
does not deal with JPEG2000 is developed by Wang et al. [?]. The DDC architecture can
only compute DWP with Daub-4 wavelet filter and has only 50% utilization. If differ-
ent filters are used, the architecture and its interconnects need to be redesign. Because of
the constrained butterfly operations, different wavelet filters cannot be easily used, even
if they have the same lifting length as Daub-4. Additionally, DDC architecture exploits
zero-padding in order to compute the transform in the boundary regions. This approach
increases the sample size during each transform in order to make it reversible. If we apply
this rule to the DWP where all existing bands need to be decomposed, the resulting size
of the final transform will increase significantly. Finally, because of lack of the memory,
DDC architecture only considers data stream as inputs. It does not have any memory
interface to control how the samples are fed and stored, which are the main issue in DWP.
Therefore, although DDC architecture is capable of computing DWP, basically, it is only a
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group of PEs for computing DWTs.
5.9 Concluding Remarks
Our wavelet processors can compute not only DWT decomposition and reconstruction
with various wavelet filters, but also DWP decomposition and reconstruction. Compared
to the other architectures, our processors can be used to compute transforms on 1D signal
as well as N-dimensional signal, for both DWT and DWP. Additionally, we do not limit
the level of the transform that can be carried out by our wavelet processors. Our wavelet
processors have higher throughput, even for the resource-aware processors which have
processing speed of f/2. Using lossless JPEG2000 configuration, the processor can trans-
form 512×512 image with 225 fps for 16-bit resource-aware fixed-point implementation,
and increase the throughput at least two folds when the high-performance versions are
taken. For 32-bit architecture of the same type, a throughput of 172 fps can be achieved
by the processor. With slightly increase in chip area, floating-point wavelet processors
achieve higher SNRs compared to the fixed-point implementations. Whilst we need to
determine the shift amount during the design time in the fixed-point implementations to
achieve a good SNR performance while still delivering the capability to exercise different
wavelet filters, we do not have such problem in the floating-point implementations. Ad-
ditionally, the input sample range in the floating-point wavelet processors increase along
with the increase of the data width, whilst this is not the case in the fixed-point wavelet
processors.
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Traditional wavelet transforms use filter banks to decompose the signal into different
frequency bands. The advantages of the filter-based implementation are that the architec-
ture is straightforward and changing the wavelet kernel does not alter the architecture so
much, because in most architectures, we only need to change the wavelet coefficients and
adapt the length of the wavelet filter during the design time. Although the realizations are
straightforward, filter banks offer less flexibility. If another class of filters with higher or-
der is used, it is necessary to change the design of the filter banks to cope with longer con-
volution. Contrary to the filter banks approach, which separates the signal into low and
high frequency components and performs the decimation on both signals afterwards, the
second generation of wavelets, more popular under the name of lifting scheme, reduces
the computation by performing the decimation in advance. Lifting-based architectures
become very popular because of the efficiency these architectures deliver. As the decima-
tion is performed in advance in the lifting scheme, it can be expected that lifting-based
DWT architectures are twice efficient compared to the filter-based when dyadic DWT is
concerned.
In the recent years, wavelets have become a hot topic in both industry and research
fields due to the adoption of the wavelet transforms by the JPEG committee in their new
JPEG2000 standard. In the transform block of JPEG2000, two different wavelet filters
can be applied depending on the compression methods. For lossless compression, (5,3)
filter is used because it has integer coefficients and requires no scaling, whereas for lossy
compression, (9,7) filter is used because it can exploit the locality property of the signal
better compared to (5,3) filter. In addition to the block transform of JPEG2000, wavelets
are also applied in many other applications such as feature extraction, feature detection,
voice synthesis, etc.
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6.1 Contributions of the Work
To cope with different application demands, we have developed hardware architectures
to compute wavelet transforms based on their lifting scheme representations in a more
generalized manner. Our wavelet processors are divided into two categories based on
their arithmetic cores, i.e. fixed-point and floating-point architectures. On each category,
two types of architectures are developed, i.e. resource-aware wavelet processor that han-
dles with lower throughput and high-performance wavelet processor that increases the
performance two folds. In total, four different wavelet processors are developed. The
processors are based on cross-chained PEs to compute prediction and update atom func-
tions of the lifting steps. All architectures offer higher flexibilities in terms of data width,
memory size, memory organization, number of PEs, context size, etc.
There exist two different types of wavelet transforms, i.e. DWT and DWP. In DWTs,
only the resulting low-pass component is used as an input for the next transform level,
whereas in DWPs, both low-pass and high-pass components are further decomposed.
Our wavelet processor can compute DWT decomposition and reconstruction, as well as
DWP decomposition and reconstruction. In addition to the 3-level DWTs on JPEG2000
which are purely 2D DWTs and they can be decomposed easily into 1-level 1D DWT on
each step, our wavelet processors support also N-level DWT decomposition and recon-
struction of 1D signal and N-level DWP decomposition and reconstruction of 1D signal.
Higher dimensions signal can easily be transformed using both DWT and DWPmethods
by treating the signal independently in each dimension. As an example, 2D DWT for
JPEG2000 comprises of two independent transforms, i.e. row images followed by column
images transform. These kinds of transforms, along with multilevel 1D transforms, are
supported by our wavelet processors.
We have also developed an efficient algorithm to factorize the wavelet filter coeffi-
cients into their polyphase representations. By matching two terms of the Laurent poly-
nomials, the polyphase matrix can be decomposed into several polyphase matrices with
smaller prediction and update functions. This leads to an efficient realization that can
be mapped into hardware and used to compute both DWTs and DWPs with different
wavelet filters, by maintaining the diversities of the wavelet filters that can be used as the
wavelet kernel.
To deliver greater dynamic computation range, we have also designed wavelet pro-
cessors that are based on floating-point arithmetics. The need of floating-point grows, es-
pecially when longer wavelet filters are used and higher transform levels are performed.
Because factoring different wavelet filters lead to different polynomial results on the pre-
diction and update functions of the polyphase matrix, the prediction and update coeffi-
cients as the results of the polynomial factorization may contain higher dynamic range.
The floating-point numbers are less sensitive to this issue, which make them suitable for
general purpose wavelet transforms that use different kinds of wavelet filters. Because
two matching terms are used, we require special floating-point adder that can accept
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three inputs to compute prediction and update functions. The major challenge in design-
ing the floating-point wavelet processors is the design of this adder. In order to reduce
the latency time introduced by the adder, we have developed two 3-input floating-point
adders; one is optimized for our resource-aware wavelet processor and the other one is
optimized for our high-performance wavelet processor.
Because we based our design on the pipeline mechanism, our wavelet processors
achieve higher operating frequency. Additionally, they have high throughput. For 16-bit
resource-aware wavelet processors, 225 fps can be processed by the fixed-point architec-
ture and 318 fps by the floating-point architecture. The high-performance wavelet pro-
cessors increase the performance around two folds. For 16-bit high-performance wavelet
processors, 477 fps can be achieved by fixed-point architecture and 623 fps by floating-
point architecture. The benchmarks aremeasured by using (5,3) wavelet filter in JPEG2000
and by taking into account the image with the size of 512×512 pixels.
6.2 Directions for Future Work
We have developed an algorithm to map the wavelet filters into the lifting scheme rep-
resentations. The algorithm is based on finding Eucledian distance by using the greatest
common divisor. Our algorithm relaxes the matching of two terms of the Laurent poly-
nomials by searching also the next possible and better solutions. The optimization cost
of our algorithm is based on the minimum possible dynamic range of the polynomial
residue. We do not take into account the resulting quotient during the choosing of pos-
sible solutions. Therefore, even the algorithm provides a better solution compared to
matching two directly neighbouring terms, it is still less optimal. It may lead to larger dy-
namic coefficients range on the final matching. Additionally, our algorithm tries to find a
best solution from the lowest polynomial degree toward the highest polynomial degree.
There exist different algorithms to find greatest common divisor between two polyno-
mials. To name one of them, solution to give a better polynomial factorization can be
computed by alternating between the matching of the lowest and matching of the high-
est polynomials. We need to consider better optimization costs in respect with hardware
constraints. Thus, signal degradation during the transforms can be minimized.
In order to reduce the data preparation time, we have also developed a solution by
adding extra memory bank into our wavelet processors. While one bank is used to com-
pute the transform, the next samples can be prepared on the other bank. This solution
works not only for N-dimensional signals, but also on 1D signals that exercise multilevel
transforms. Other than minimizing the data preparation time, this additional bank has
no other use. Wavelet transforms work with larger number of samples. One idea is to use
this additional bank along with the existing bank, and treat them as one single bank. Us-
ing this approach, the wavelet processors can accept non-segmented input data samples
two times larger without increasing the size of the memory.
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Computing wavelet transforms on the boundary regions requires special treatment.
There exist at least three different solutions to cope with this issue. The first solution is
by adding zero padding on the signal. This approach increases the sample size during
each transform. The second solution, which is used by our wavelet processors, is by
exploiting the signal periodicity. This solutions works for all types of wavelet filters and
all types of signal. The third solution is by exploiting themirroring extension of the signal.
This solution works only for symmetric wavelet filters. On some applications, mirroring
extension might be required. Another boundary treatment is done by exercising other
types of wavelet filters that use less or no signal extension, such as Haar wavelet. This
requires special treatment by gradually change the types of the filters and can be applied
on selective wavelet filters in order have a perfect reconstruction.
We consider only full-tree decomposition and reconstruction in DWPs. However, for
some applications, we might want to select and keep one or several frequency bands
from the previous decomposition levels. This scheme is called basis selection. Selecting
the best basis is another challenging task and it depends on applications. As an example,
signal compression prefers to have basis with more zero signals.
Appendix A
Fourier Analysis
Fourier transform is one of the best known of the integral transforms and one of the
most important tools to represent signals in the frequency domain. Fourier transform
has found its usage in numerous applications and has led to the development of other
transforms. Fourier transform is used in many signal processing applications, such as
multimedia, Orthogonal Frequency Division Multiplexing (OFDM), feature detections,
and radar.
Four different cases of Fourier transforms can be categorized based on the signal
periodicity and the continuous-time/discrete-time variable. Fourier series exploits the
property of a signal by keeping in mind that the signal is periodic by nature. Fourier
transform extends the periodic boundary by assuming the period of the signal is infinite
and Discrete-Time Fourier Transform (DTFT) performs the same analysis in the discrete-
time domain. Discrete Fourier Transform (DFT) delivers a frequency analysis tool for the
discrete-time signal with the finite number of samples, which is often the case in digital
signal processing.
A.1 Fourier Series and Fourier Transform
Given is any real or complex function f of the real variable t. If f is a real periodic function
with T as the period, i.e. f (t + T) = f (t), then f (t) can be expanded in a Fourier series
f (t) = a0 +
∞∑
n=1
an cos nωt +
∞∑
n=1
bn sin nωt (A.1)
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with ω = 2π/T as the fundamental frequency. The harmonic frequencies are given by nω, with
n = 0, 1, 2, .... The coefficients a0, an, and bn are defined as
a0 =
1
T
∫ T/2
−T/2
f (t) dt (A.2)
an =
2
T
∫ T/2
−T/2
f (t) cos nωt dt, n ∈N (A.3)
bn =
2
T
∫ T/2
−T/2
f (t) sin nωt dt, n ∈N (A.4)
A more compact representation of a Fourier series is expressed in terms of complex expo-
nentials
f (t) =
∞∑
n=−∞
cne
jnωt (A.5)
with
cn =
1
T
∫ T/2
−T/2
f (t)e− jnωt dt (A.6)
Aperiodic signals can be considered as the limit of finite signals over an interval T,
with T → ∞. Thus the summation in Fourier series is replaced by a continuous integral
over ω and discrete spectrum coefficients cn are replaced by a continuous function F(ω)
F(ω) =
∫ ∞
−∞
f (t)e− jωt dt =
〈
e jωt, f (t)
〉
(A.7)
which is a Fourier transform of f (t), and its inverse Fourier transform is given by
f (t) =
1
2π
∫ ∞
−∞
F(ω)e jωt dω (A.8)
The standard textbooks on Fourier theory [?, ?] discuss in detail the exact conditions of
the function f (t) so that its inverse exists.
For convenience, the Fourier transform pair is denoted as
f (t)←→ F(ω) (A.9)
Briefly, some properties of the Fourier transform are discussed here. The readers are
suggested to read [?, ?] for the details and the proofs.
Linearity Fourier transform, as seen in Eq. (A.7), is an inner product. Thus, it follows
directly from the linearity principle of the inner product
α f (t) + βg(t)←→ αF(ω) + βG(ω) (A.10)
with α and β as constants.
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Symmetry If F(ω) is the Fourier transform of f (t), then
F(t)←→ 2π f (−ω) (A.11)
An example of symmetry is the Fourier transform of the rectangular function in
time domain is the sinc function and the Fourier transform of the sinc function is the
rectangular function in the frequency domain.
Shifting A shift in time domain by t0 leads to a multiplication by a phase factor in the
Fourier domain
f (t − t0)←→ e− jωt0F(ω) (A.12)
In opposition, a shift in frequency domain by ω0 leads to a phase factor in the time
domain
e jω0t f (t)←→ F(ω − ω0) (A.13)
Scaling Scaling in time domain results in inverse scaling in frequency domain.
f (at)←→ 1|a|F(
ω
a
) (A.14)
Moment The nth-order moment of a function is defined as
mn =
∫ ∞
−∞
tn f (t) dt (A.15)
The moment theorem of the Fourier transform states
(− j)nmn = ∂
nF(ω)
∂n
∣∣∣∣
ω=0
(A.16)
Convolution Convolution in time domain leads to a multiplication in frequency domain
f (t) ∗ g(t)←→ F(ω)G(ω) (A.17)
By symmetry, convolution in frequeny domain leads to a product in the time do-
main
f (t)g(t)←→ 1
2π
F(ω) ∗ G(ω) (A.18)
Parseval’s Formula Parseval’s formula is known as an energy conservation relation for-
mula. The general form of the Parseval’s formula for the Fourier transform is∫ ∞
−∞
f ∗(t)g(t) dt =
1
2π
∫ ∞
−∞
F∗(ω)G(ω) dω (A.19)
By setting g(t) = f (t), the formula is reduced to∫ ∞
−∞
∣∣∣ f (t)∣∣∣2 dt = 1
2π
∫ ∞
−∞
∣∣∣F(ω)∣∣∣2 dω (A.20)
It states that the total energy computed in the time domain is equal to the total
energy computed in frequency domain. The Parseval’s theorem allows the energy
of the signal to be considered in either the frequency domain or the time domain,
and can be interchanged between domains for computation convenience.
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A.2 Discrete-Time Fourier Transform
Sampling provides the link between continous-time domain and the discrete-time do-
main. By sampling the signal with a constant interval, discrete-time signal can be ob-
tained from the continues-time signal. For a function f (t), its sampled version fT(t) is
given by
fT(t) = f (t)sT(t) (A.21)
where
sT(t) =
∞∑
n=−∞
δ(t − nT)←→ ST(ω) = 2π
T
∞∑
k=−∞
δ
(
ω − 2πk
T
)
(A.22)
are the impulse train with an interval of T and its Fourier transform. Using convolution
property given in Eq. (A.18), the Fourier transform of fT(t) is given by
FT(ω) = F(ω) ∗ 1
T
∞∑
k=−∞
δ
(
ω − k2π
T
)
=
1
T
∞∑
k=−∞
F
(
ω − k2π
T
)
(A.23)
which states that FT(ω) is periodic with period 2π/T and is obtained by adding up the
copies of F(ω) at every multiple of 2π/T. Eq. (A.23) is an equation that leads immediately
to the famous sampling theorem of Shannon, Whittaker, and Kotelnikov.
By having a sampled version of the signal in the time domain, the discussion can be
continued to the Fourier transform for the discrete-time signal. Analogous to the Fourier
series analysis, if a discrete-time signal is aperiodic, it can be considered to be a periodic
signal with period N = ∞. In the Discrete-Time Fourier Transform (DTFT), the time
domain variable is discretized while the frequency variable is still continuous.
Given a summable sequence f [n]n∈Z, its DTFT is defined as
F(e jω) =
∞∑
n=−∞
f [n]e− jωn (A.24)
which is 2π-periodic and its inverse as
f [n] =
1
2π
∫ π
−π
F(e jω)e jωn dω (A.25)
Comparing Eq. (A.5)–Eq. (A.6) with Eq. (A.24)–Eq. (A.25), it is clear that DTFT and
Fourier series are dual to each other. Another relation is set up between DTFT and Fourier
transform if the sequence f [n] is a sampled version of continuous-time function f (t) at
instants nT, that is
f [n] = f (nT) (A.26)
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For the sake of clarity, the Fourier transform pair of the continuous-time signal is denoted
as
f (t)←→ FC(ω) (A.27)
and the Fourier transform pair of the sampled version is denoted as
f (nT)←→ FT(ω) (A.28)
FT(ω) can be simply related with the Fourier transform of the original function
FT(ω) =
∞∑
n=−∞
f (nT)e− jωnT
=
1
T
∞∑
k=−∞
FC
(
ω − k2π
T
)
(A.29)
Using the definition of DTFT in Eq. (A.24) with the consideration at ωT and substituting
the discrete-time sequence defined in Eq. (A.26), and finally comparing it with Eq. (A.29),
the DTFT of f [n] leads to
F(e jωT) =
∞∑
n=−∞
f (nT)e− jωTn
=
1
T
∞∑
k=−∞
FC
(
ω − k2π
T
)
= FT(ω) (A.30)
A.3 Discrete Fourier Transform
For a discrete-time sequence with a period N, that is f [n] = f [n + ℓN], ℓ ∈ Z, the Discrete
Fourier Transform (DFT) is defined as
F[k] =
N−1∑
n=0
f [n]WnkN (A.31)
where the complex numbersWnk
N
are known as the twiddle factor and are defined as
WnkN = e
− j 2πnkN (A.32)
and its inverse (IDFT) is given by
f [n] =
1
N
N−1∑
k=0
F[k] W−nkN (A.33)
The relation between DFT and DTFT can be easily obtained by limiting the period of
the discrete-time sequence f [n], that is
f0[n] = f [n], n = 0, 1..,N − 1 (A.34)
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which implies that the DTFT of f0[n] will be simplified to
F0(e
jω) =
∞∑
n=−∞
f0[n]e
− jωn
=
N−1∑
n=0
f [n]e− jωn (A.35)
It leads to
F[k] = F0(e
jω)
∣∣∣∣
ω=2πk/N
(A.36)
Because of this repetition, by extending the inverse transform formula for DFT, the origi-
nal sequence can be recovered by means of generating copies of f0[n] at integer multiples
of N.
f [n] =
∞∑
ℓ=−∞
f0[n − ℓN]
=
1
N
N−1∑
k=0
F[k]W−nkN
=
1
N
N−1∑
k=0
F0
[
e j
2πnk
N
]
e j
2πnk
N (A.37)
The DFT plays an important role in digital signal processing. Nonetheless, the DFT
is impractical due to the computation complexity. N complex multiplications and N −
1 complex additions are needed to compute the transformation on each sample, which
leads to N2 complex multiplications and N2 −N complex additions for the whole sample
range. Fast Fourier Transform (FFT), a much faster algorithm to compute the DFT, was
developed by exploiting the symmmetry and the periodicity properties of the complex
twiddle factors [?,?,?,?].
Appendix B
Orthogonal, Biorthogonal, and
Semiorthogonal
In Sec. 2.7, the requirement for multiresolution signal analysis was that the wavelet sub-
space Wj is complementary of the scaling subspace Vj in Vj+1. In case an orthogonal de-
composition is considered, following properties must be satisfied:
• The scaling functions φ(t − n) are orthonormal to each other∫ ∞
−∞
φ(t − n)φ(t −m) dt = δ(m − n) (B.1)
• The scaling functions are orthogonal to the wavelets∫ ∞
−∞
φ(t −m)ψ(t − n) dt = 0 (B.2)
• The wavelets ψ j,k(t) = 2 j/2ψ(2 jt − k) at all scales are orthonormal∫ ∞
−∞
ψ j,k(t)ψm,n(t) dt = δ( j −m)δ(k − n) (B.3)
For more details and the proofs of the orthogonalities, see [?].
Observe that the orthonormal wavelets implies that thewavelets are orthonormal with
respect to scale as well as with respect to translation in a given scale. On the other hand,
the orthonormal scaling function implies that the scaling functions are orthonormal only
with respect to translation in a given scale, and not with respect to the scale. It is because
of the nested nature of the multiresolution signal analysis.
In the multiresolition signal analysis, Eq. (2.77) and Eq. (2.78) state that any function
f j(t) ∈ Vj and g j(t) ∈Wj can be represented by the scaling functions φ(t) and the wavelets
ψ(t). That is why these functions are called synthesis scaling function and synthesis wavelet.
Correspondingly, the analysis scaling function φ˜(t) and the analysis wavelet ψ˜(t) are used to
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decompose the signal into their subspaces. If the orthogonalities are satisfied, the synthe-
sis and analysis functions are the same.
The challenge in the orthogonal wavelets is that it is extremely difficult to find bases
for analysis and synthesis scaling functions and wavelets that have compactly supported
symmetric property. Furthermore, orthonormal scaling functions and wavelets that sat-
isfy the orthogonal conditions have poor time-scale localization. By having different
bases for analysis and synthesis functions, these issues can be lifted up. Nonetheless,
because perfect reconstruction is also the key in multiresolution signal analysis, the syn-
thesis and analysis pairs, {φ,ψ} and {φ˜, ψ˜}, must be dual to make this work [?]. The mul-
tiresolution signal decompositions that utilize these types of bases are called biorthogonal
decomposition.
Basically, the orthogonality requirements are relaxed in order to have a biorthogonal
decomposition. However, it is necessary to maintain the requirement that the set of func-
tions ψ j,k or ψ˜m,n are linearly independent and actually form a basis. In the biorthogonal
decomposition, the scaling function φ(t) and the wavelet ψ(t) must satisfy the duality
condition, which implies that 〈
ψ j,k, ψ˜m,n
〉
= δ( j −m)δ(k − n) (B.4)
Additionally, if the family is complete in a given space L2, any function of the space f (t)
can be written as
f (t) =
∑
j
∑
k
〈
ψ j,k, f
〉
ψ˜ j,k(t) (B.5)
=
∑
j
∑
k
〈
ψ˜ j,k, f
〉
ψ j,k(t) (B.6)
Here, wavelet ψ j,k ∈ Wj and its dual ψ˜ j,k ∈ W˜j. Similarily, a dual scaling function φ˜ j,k is
required to generate another multiresolution signal analysis {V˜j} of L2. Thus, for {Vj} we
have
Vj+1 = Vj +Wj (B.7)
Vℓ ∩Vm = Vℓ ℓ ≤ m (B.8)
Wℓ ∩Wm = {0} ℓ , m (B.9)
Vℓ ∩Wm = {0} ℓ ≤ m (B.10)
for {V˜j},
V˜j+1 = V˜j + W˜j (B.11)
V˜ℓ ∩ V˜m = V˜ℓ ℓ ≤ m (B.12)
W˜ℓ ∩ W˜m = {0} ℓ , m (B.13)
V˜ℓ ∩ W˜m = {0} ℓ ≤ m (B.14)
(B.15)
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and biorthogonalities,
Wj ⊥ V˜j ⇒ V˜ℓ ∩Wm = {0} for ℓ ≤ m (B.16)
W˜j ⊥ Vj ⇒ Vℓ ∩ W˜m = {0} for ℓ ≤ m (B.17)
Given a function f (t) ∈ L2, the decomposition into various resolution scales begins by
mapping the function into a sufficiently high resolution subspace VJ. In other word,
f (t) ∈ L2 7−→ fJ(t) =
∑
k
vJ,kφ(2
Jt − k) ∈ VJ (B.18)
Recall that
VJ =WJ−1 +VJ−1
=WJ−1 +WJ−2 +VJ−2
=
N∑
n=1
WJ−n +VJ−N (B.19)
we can write
fJ(t) =
N∑
n=1
gJ−n(t) + fJ−N(t) (B.20)
where fJ−N is the coarsest approximation of fJ(t) and
f j(t) =
∑
k
v j,kφ
(
2 jt − k
)
∈ Vj (B.21)
g j(t) =
∑
k
w j,kψ
(
2 jt − k
)
∈Wj (B.22)
By using the biorthogonal condition from Eq. (B.4), the wavelet coefficients {w j,k} can be
obtained from Eq. (B.22) and written as
w j,k = 2
j
∫ ∞
−∞
g j(t)ψ˜
(
2 jt − k
)
dt (B.23)
Because ψ˜
(
2 jt − k
)
∈ W˜j andVℓ ⊥ W˜m for ℓ ≤ m, by taking the inner product of Eq. (B.20)
with ψ˜ j,k(t) and by using the condition from Eq. (B.4), we have
w j,k = 2
j
∫ ∞
−∞
fJ(t)ψ˜
(
2 jt − k
)
dt
= 2 j/2CWTψ˜ fJ
(
1
2 j
,
k
2 j
)
(B.24)
Now, it is clear how the dual wavelet ψ˜ gets its name because it is used to analyze the
function fJ.
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In addition to orthonormal and biorthogonal decomposition, there exist another class
of decomposition, called semiorthogonal decomposition. In the semiorthogonal decomposi-
tion,Vj ⊥Wj. Nevertheless, because the scaling function and the wavelets are nonorthog-
onal in this system, their duals φ˜ and ψ˜ are still needed. However, unlike the biorthogonal
decomposition, there is no dual space in the semiorthogonal decomposition. This means
that φ, φ˜ ∈ Vj and ψ, ψ˜ ∈ Wj. In this system, the roles of φ, ψ are interchangable with the
roles of φ˜, ψ˜. Semiorthogonal wavelets solve the problem regarding the symmetric prop-
erty that cannot be satisfied in the orthogonal wavelets. The drawback of the semiorthog-
onal wavelets is that their duals do not have compact support, which is undesirable since
truncating of the coefficients is necessary for real-time signal processing.
Following properties must be satisfied in the semiorthonormal scaling functions and
wavelets:
• The scaling function φ(t) and its dual φ˜(t) are orthonormal to each other〈
φ(t − n), φ˜(t −m)
〉
= δ(m − n) (B.25)
• The wavelet ψ(t) and its dual ψ˜(t) are orthogonal to each other〈
ψ(t − n), ψ˜(t −m)
〉
= 0 (B.26)
The relation between {φ,ψ} and {φ˜, ψ˜} are defined as
Φ˜(ω) =
Φ(ω)
Eφ(e jω)
(B.27)
and
Ψ˜(ω) =
Ψ(ω)
Eψ(e jω)
(B.28)
with
E f
(
e jω
)
=
∞∑
k=−∞
|F(ω + 2πk)|2
=
∞∑
k=−∞
A f (k)e
jωk (B.29)
where A f (t) is the autocorrelation function of f (t). For details and the proof of the or-
thonormalities, see [?].
Appendix C
Factoring Wavelet Filters to Lifting Steps
The goal of the lifting steps is to divide the computation cost by using several predic-
tions and updates. This appendix merely restates the contribution from Daubechies and
Sweldens in [?, ?], who have detailed the algorithm for factoring the polyphase matrix
into lifting steps.
Given a 2×2 matrix
P(z) =
H˜e(z) H˜o(z)G˜e(z) G˜o(z)
 (C.1)
where H˜e(z), H˜o(z), G˜e(z), G˜o(z) are Laurent polynomials and
∆P(z) = 1 (C.2)
there exist a constant K , 0 and Laurent polynomials pi(z) and ui(z) such that
P(z) =
K 00 1/K
 M∏
i=1
1 ui(z)0 1

 1 0pi(z) 1
 (C.3)
Because the transform is invertible, P−1 exists and ∆P(z) = 1/(czn) for some a , 0 and n.
Consequently,
∆
 H˜e(z) H˜o(z)cznG˜e(z) cznG˜o(z)
 = 1 (C.4)
The factorization is performed by using the Euclidean algorithm as an algorithm for
finding the greatest common divisor of two polynomials. This algorithm is based on an
iteration approach in order to find zero remainder as the solution. Given two Laurent
polynomials a(z) and b(z) such that |a(z)| ≥ |b(z)|. There exist a Laurent polynomial q(z) as
the quotient with
∣∣∣q(z)∣∣∣ = |a(z)| − |b(z)| and a Laurent polynomial r(z) as the remainder with
|r(z)| < |b(z)| such that
a(z) = b(z)q(z) + r(z) (C.5)
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With the help of these notations
q(z) = a(z) / b(z) (C.6)
r(z) = a(z) % b(z) (C.7)
the process can be iterated to have r(z) = 0 at the end. By setting initial polynomials
a0(z) = a(z) and b0(z) = b(z), the following iteration starts from n = 0
an+1(z) = bn(z) (C.8)
bn+1(z) = an(z) % bn(z) (C.9)
After N steps, we have
aN(z) = bn−1(z) (C.10)
0 = bn(z) = aN−1(z) − bN−1(z)qN(z) (C.11)
In the matrix form, aN(z)0
 = 1∏
n=N
0 11 −qn(z)

a(z)b(z)
 (C.12)
Because 0 11 −qn(z)

−1
=
qn(z) 11 0
 (C.13)
we have a(z)b(z)
 = N∏
n=1
qn(z) 11 0

aN(z)0
 (C.14)
Applying Eq. (C.14) to the low-pass filter H˜(z) leads toH˜e(z)H˜o(z)
 = N∏
n=1
qn(z) 11 0

Kzc0
 (C.15)
By multiplying both sides with z−c, we haveH˜′e(z)H˜′o(z)
 =
z−cH˜e(z)z−cH˜o(z)
 = N∏
n=1
qn(z) 11 0

K0
 (C.16)
This means that it is always possible to end up with aN(z) = K.
With a slight arrangementq(z) 11 0
 =
1 q(z)0 1

0 11 0
 =
0 11 0

 1 0q(z) 0
 (C.17)
and separating odds and evens, it leads toH˜e(z)H˜o(z)
 =
N/2∏
n=1
1 q2n−1(z)0 1

 1 0q2n(z) 1

K0
 (C.18)
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Replacing K0
 with
K 00 1/K

leads to
P′(z) =
H˜e(z) H˜o(z)G˜′e(z) G˜′o(z)

=
K 00 1/K
 1∏
n=M
1 q2n(z)0 1

 1 0q2n−1(z) 1
 (C.19)
Because ∆P(z) = 1, G˜
′(z) is related with H˜(z) by
G˜′(z) = G˜(z) + H˜(z)t(z) (C.20)
where t(z) is a Laurent polynomial to make ∆P′(z) = 1. Thus we have
P′(z) =
H˜e(z) H˜o(z)G˜′e(z) G˜′o(z)

=
 H˜e(z) H˜o(z)G˜e(z) + H˜e(z)t(z) G˜o(z) + H˜o(z)t(z)

=
 1 0t(z) 1

H˜e(z) H˜o(z)G˜e(z) G˜o(z)

=
 1 0t(z) 1
P(z) (C.21)
The original high-pass filter G˜(z) can be resolved by applying Eq. (C.21) to Eq. (C.19).
Rewriting and rearranging Eq. (C.20) for G˜ in matrix form,G˜e(z)G˜o(z)
 =
H˜e(z) G˜′e(z)H˜o(z) G˜′o(z)

−t(z)1
 (C.22)
the solution for t(z) is given by using the inverse of the 2×2 matrix,−t(z)1
 =
 G˜′o(z) −G˜′e(z)−H˜o(z) H˜e(z)

G˜e(z)G˜o(z)
 (C.23)
which leads to
t(z) = G˜′e(z)G˜o(z) − G˜′o(z)G˜e(z) (C.24)
Rearranging Eq. (C.21) for P(z), we have
P(z) =
 1 0−t(z) 1
P′(z) (C.25)
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With  1 0−t(z) 1

K 00 1/K
 =
K 00 1/K

 1 0−K2t(z) 1
 (C.26)
The solution to Eq. (C.25) is given by replacing P′(z) with Eq. (C.19) and using the help
from Eq. (C.26).
P(z) =
K 00 1/K

 1 0−K2t(z) 1
 1∏
n=M
1 q2n(z)0 1

 1 0q2n−1(z) 1
 (C.27)
By suitable reindexing of the qn(z) polynomials and at the same time making K
2t(z) one of
them, the Laurent polynomials ai(z) and bi(z) from Eq. (C.3) can be determined.
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